






HMLB_Primary-ANT



sequence by alphabet

Reserved RC filter layout, in default 0 ohm is used

RC filter for Qorvo TXM RF5228
R3312= 50 ohm
C3310= 10 pF(This value should be optimized for both MIPI total C-Load and RC Filter Performance)


Reserved Shunt C for MIPI C-load Tuning
Control the Total Capacitance to 25pF+-3pF

2G_PAIN_HB


2G_PAIN_LB

High pass filter for G8 Tx in G7 Rx
band noise rejection

B1



B26(B5/6/18/19) PRX



B8 PRX



B20 PRX



B28A+B PPX




B7 PRX



B25(B2) PRX



B3



B66(B4) PRX





B13 PRX




B12(17) PRX




DRX ANT: 1805-2690MHz
Diversity-ANT




B66(1/4) DRX




B25(2) DRX




B3 DRX




B26(5/6/18/19) DRX




B8 DRX




B20 DRX




B28A+B DRX




B12(17)+13 DRX




B7 DRX




B34/39 DRX



B40/41 DRX






Schematic design notice of "10_BB_POWER_PDN" page.

Note 10-1: Differential pair of DVDD_GPU remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)


Note 10-2: Differential pair of DVDD_PROC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Note 10-3: Differential pair of DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Note 10-4: Differential pair of DVDD_CORE remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)




Note 11-4: Connects "AVDD09_UFS" to GND when UFS is not used.




Thermistor to sense AP temperature

1. NTC1501 must keep a distance about 6~8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.





Thermistor to sense RF PA temperature

1. NTC1502 must close to LTE Band 7 PA or the hottest PA <2mm
2. The distance is the shortest distance from package edge to edge.



Note: 12-1

Note: 12-2



Schematic design notice of "12_BB_1" page.

Note 12-1:	"PWRAP_SPI0_CSN" and "AUD_DAT_MOSIO" are boot strap pins to select which interface will be the JTAG pin out.			
	PWRAP_SPI0_CSN	AUD_DAT_MOSIO	AP_JTAG	IO_JTAG
	HI	LO	N/A	N/A
	HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
	LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPL_11/DPL_HSYNC/DPL_VSYNC/DPL_DE/ DPL_CK/DPL_D8/DPL_D9
	LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not.
When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.





AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS

Note 12-3: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-4: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.

Note 12-5: AUD_SYNC_MISO and AUD_CLK_MISO are DDR type feature in bootstrap

AUD_SYNC_MISO	AUD_CLK_MISO	DDR
LO	LO	LPDDR4X
LO	HI	LPDDR4X(Ext x 2 EN)
HI	LO	LPDDR3
HI	HI	LPDDR4X(Ext x 1 EN)




Note 13-1:
CSI ports which are no use could be connected to GND or set in NC.
For detail information, please refer to MT6771 Design Notice



Schematic design notice of "14_BB_3" page.


Note 14-1: The resistor of EMI_EXTR for DRAM has to be placed near to BB as close as possible
R4001, please select 60.4 ohm 1% resistor



Schematic design notice of "20_POWER_MT6358-Buck" page.

Note 20-1: Please select C2017 with 0402 size

Please also refer to MT6358 design notice for further detail design information



Note 23-1: VDRAM 2 / VDRAM1 output voltage vs. trap pin.

HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (VS2_LDO1_ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.125V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1



For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection


Note 24-1:

Schematic design notice of "27_POWER_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

U4001




PCB layout for the UFS133P showing various components, connectors, and signal traces. The layout includes a top section with components like C4060, C4050, and D2_GND. A central section shows a large array of pins labeled B1 through B14, with corresponding VSS and VDD connections. A bottom section shows a large array of pins labeled A1 through A14, with corresponding VCC and VDD connections. The layout also includes various capacitors (C4092, C4093, C4091, C3035, C5097, C5020), resistors (R4021, R4022, R4020), and connectors (EMCP_VCC3M, EMCP_VCCQ, UFS10_EXT, UFS133P). A note "Close to Memory" is present near the bottom right.

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1
 _ _ _ _ _ output voltage properly for LPDDR4X _ _ _ _ _


Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Figure 1 shows three schematic diagrams of antennas, labeled ANT5003, ANT5002, and ANT5001. Each diagram includes a loop antenna connected to a network of resistors and a ground connection.

- ANT5003:** A loop antenna is connected to a 607 ohm resistor in series with a 120 ohm resistor. The other end of the 120 ohm resistor is connected to a 150 ohm resistor, which is then connected to ground (GND). The input terminals are labeled $\Gamma_{\text{in}} = 0$ and $\pm \Gamma_{\text{in}} = 0$.
- ANT5002:** A loop antenna is connected to a 120 ohm resistor in series with a 150 ohm resistor. The other end of the 150 ohm resistor is connected to a 150 ohm resistor, which is then connected to ground (GND). The input terminals are labeled $\Gamma_{\text{in}} = 0$ and $\pm \Gamma_{\text{in}} = 0$.
- ANT5001:** A loop antenna is connected to a 150 ohm resistor in series with a 150 ohm resistor. The other end of the 150 ohm resistor is connected to a 150 ohm resistor, which is then connected to ground (GND). The input terminals are labeled $\Gamma_{\text{in}} = 0$ and $\pm \Gamma_{\text{in}} = 0$.




Note 51-1: Note 51-1: Add 3dB resistor attenuator at external LNA output for more AGC saturation margin. Please let total RF loss < 6dB from external LNA output to GPS chip-input.




SE ball name definition for ST54F, ST54H, and ST21NFCD, respectively

Ball	ST21NFCD	ST54F	ST54H
D3	NC	SE_SWP	NC
D4	NC	SE_SPI_MISO	SE_SPI_INT
D5	NC	SE_GND	SE_ISO_CLK
E3	NC	SE_SPI_SCK	SE_SPI_OUT(MISO)
E4	NC	SE_SPI_NSS	SE_SPI_NSS
E5	NC	SE_VCC	SE_SWP
E7	NC	NC	SE_SPI_SCK
E8	NC	SE_SPI_MOSI	SE_ISO_IO0
F4	NC	SE_ISO_RST	SE_ISO_RST
G2	NC	SE_ISO_IO0	SE_VCC
G3	NC	SE_ISO_CLK	SE_SPI_IN(MOS)




R5111 is reserved for RF network matching tuning



Receiver




MAIN MIC





PA SPK




Earphone MICPHONE




USB-DP/DM-AU-HPL/R-SWITCH-TYPE-C




MIPI SWITCH



双摄按客户封装定义 副摄像头




夜视




FOT CAM 前摄像头

资料/封装同G2062




Main LCM

封装同G5290 定义有变动




40pin 母座




MAIN CAM


封装定义同G1929




AVDD_R_Y_1



TOCH LED



FLASH LED





IR LED





M+Gyro Sensor


Schematic diagram of the M+Gyro Sensor module. The module is based on the BMG250 sensor IC. It features a 12V regulator (R6702) and a 1.2V regulator (R6703) for power supply. The sensor is connected to an I2C interface (SCL1, SDA1) and a SPI interface (SPI_MISO, SPI_CS1, SPI_CLK). The module also includes a 10nF capacitor (C6706) and a 100nF capacitor (C6705). The output is labeled VIO18_PMU.

[illegible]



The diagram shows a USB_OTG_VBUS pin connected to a D69000 ESD diode (AZ4514-01F). The diode's cathode is connected to the pin, and its anode is connected to ground (D_GND). A callout box points to the diode with the text: "Note: 66-1".

Breakdown Volt must up to 6.5V for USB OTG application.


Breakdown Volt must up to 14V for fast charging application.




COMPASS




这两根要做阻抗控制




上下左右不包地，避开电源线





OVP




MICPHONE



马达



ANT



ANT

