


Power Tree

12V/3A Adapter

Note:
With PCIe, the current is estimated according to the actual number of PCIe




Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic. If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VDD_LOGIC_MEM_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETn								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:


Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V


IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V

RK3576_E
(PMUI00/1)




RK3576_R
(SARADC)



RK3576_A (DDRPHY)

DDR FILTER



Note:

- ! (1) Power Sequence: VDD-VDDQ_CKE-VDDQ
- ! (2) Hold power of DDRPHY_CKE_VDDQ
- ! during retention times.



Note1:

Caps in the red line dotted box
should be placed under the U1 package


Note2:

Resistors in the red line dotted box should be placed under the U1 package


LPDDR4 Signal




RK3576_B (UFS2.1)



RK3576_C (VCCI00)




RK3576_D (VCCI01)




Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package

RK3576_M
(USB2)



RK3576_0(MIPI DCPHY)

RK3576_P(MIPI DPHY CSI RX)



Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package



Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package

RK3576_Q(HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz

U1Q

HDMI TX/eDP TX Combo Phy

HDMI:V2.1 12Gbps

eDP :V1.3 5.4Gbps

HDMI_TX_SBDP | EDP_TX_AUXP
HDMI_TX_SBDN | EDP_TX_AUXN

HDMI_TX_D0P | EDP_TX_D0P
HDMI_TX_D0N | EDP_TX_D0N

HDMI_TX_D1P | EDP_TX_D1P
HDMI_TX_D1N | EDP_TX_D1N

HDMI_TX_D2P | EDP_TX_D2P
HDMI_TX_D2N | EDP_TX_D2N


HDMI_TX_D3P | EDP_TX_D3P
HDMI_TX_D3N | EDP_TX_D3N

HDMI_TX_REXT | EDP_TX_REXT

HDMI_TX_EDP_TX_AVDD0V75
HDMI_TX_EDP_TX_AVDDC0V75

HDMI_TX_EDP_TX_AVDDI01V8
HDMI_TX_EDP_TX_AVDDCMN1V8

RK3576
BGA698_16R1X17R2X1R18



Note:

Caps of between dashed red lines and U1 should be placed under the U1 package. Other caps should be placed close to the U1 package



深圳和成东科技有限公司

深圳市宝安区福海街道新和社区福海大道新兴工业园二区1栋3楼

Title K20 21


Size A4 Page Name

11.RK3576-HDMI/eDP

Rev V0.1

Date: Wednesday, February 26, 2025 Sheet 11 of 30


RK3576_N(PCIe/SATA/USB3)




Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package

UFS Flash



UFS_TX_D0P
UFS_TX_D0N
UFS_TX_D1P
UFS_TX_D1N
UFS_RX_D0P
UFS_RX_D0N
UFS_RX_D1P
UFS_RX_D1N
UFS_RSTN
UFS_REFCLK




Note:
These caps should be placed close to the pin of UFS device



Note:
The capacitance value of these capacitors depends on the selected UFS device



UFS_B153
FBGA153_11R5X13R0X1R00



UFS_B153
FBGA153_11R5X13R0X1R00

Note:
For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design

UFS POWER



Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	

Do not support UFS4.0 Device!

Sequence:VCCQ2->VCCQ, VCC is independent

Note:

The power ball that is not used at the particle must be kept floating.




Note:

For particles that require VCCQ and VCCQ2, the following timing needs to be met:

Sequence: VDDA_1V2_S0->VCCQ2->VCCQ

VDDA_1V2_S0 is the power of REF_CLK & RST_N in RK SOC, which needs to be powered on before UFS particles








Note:

1. VCC3V3_S0 is used to ensure the power supply timing of the UFS chip;
2. The resistance voltage division value needs to be designed based on the EN pin threshold of DCDC.

Pin 10 connections for the PMIC module:

- 12C1_SDA_M0_RX0B06
- 12C1_SCL_M0_RX0B06
- PMIC_PWR_CTRL1
- PMIC_PWR_CTRL2
- PMIC_INT_1
- RESET_1
- PMIC_EXT_EN_OUT





**IF TVS UNMOUNTED,
ESD OR SURGE SHOULD BE
DAMAGE THE PMIC!!!**

This device must be mounted. Replacing TVS mode is recommended, if must, please choose the same specification.

Operating Supply Voltage : 5.5V(5.25-6V)
PeakPulse Current: >18A (tp=8/28uS)
Surge Clamping Voltage: <6.5V







DO NOT DELETE IT!

Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND




Note:

Note: The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO




I2C2_SCL_M0_CC_RTC
I2C2_SDA_M0_CC_RTC
RTC_INT_L
32KOUT_RTC2S0C
32KOUT_RTC2WIFI
PMIC_Pwr_CTRL2
PMIC_EXT_EN_OUT

VCC_2V0_PLD0_S3




VCC_1V1_NLD0_S3




VCCIO_1V8_S0

Note: Need quick output discharge




VCC_3V3_S0


Note: Need quick output discharge



RTC




Audio Power



VDD_LOGIC_MEM_EXT(Option for test)

WIFI/BT Power




CC

USB2_OTG0_DP
USB2_OTG0_DM
USB2_OTG0_VBUSDET
USB_OTG0_PWREN_H

I2C2_SDA_M0_CC_RTC
I2C2_SCL_M0_CC_RTC


USBC_C_INT_L




Note:

7bit address=0x22

VBUS of FUSB302BMPX: 4 to 21 TYP = 5V
VDD of FUSB302BMPX: 3 to 5.5 TYP = 3.3V
VCONN of FUSB302BMPX: 3 to 5.5





USB POWER



close to USB Prot

TYPEC


With Displayport Alternate Mode
This is also the firmware download interface



Note:


If common mode inductors are needed,
it is recommended to keep 2.2ohm in series
to improve the antistatic ability

Download power supply




和成东 深圳市宝安區福海街道新和社区福海大道新興工業園二區1棟3樓			
Title K20_21			
Size A4	Page Name 20.USB/TypeC Port		Rev V0.1
Date:	Monday, March 03, 2025		Sheet 20 of 30


USB_HOST




USB POWER




USB HUB




USB Port




USB TP



USB3.0 HOST USBHUB_HOST1




USBHUB_HOST2




CODEC

ES7148




SPK



WIFI/BT Module-1T1R

Note:VBAT supply from 3.0V~4.8V,
400mA of current.




Note:
Yes: option circuit be mounted
No: option circuit not be mounted


Note:
VCCIO_SDIO voltage is 1.8V

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3	OPTION4	OPTION5
	a	b/g/n	ac	5GHz								
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.63V	Yes	Yes	No	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.63V	No	No	No	Yes	Yes
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	Yes	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	Yes	No


DP Panel






LCD POWER



BACKLIGHT PORT





15.6"LCD





		深圳和成东科技有限公司 深圳市宝安区福海街道新和社区福海大道新兴工业园二区1栋3楼	
Title: K20_21			
Size: A4	Page Name: 24.LCM_eDP		Rev: V0.1
Date: Tuesday, March 04, 2025	Sheet: 24	of: 30	











RGMII0_M0





Clock mode	R321	R305	R304
RK631A	Yes	No	Yes
YT8531C	Yes	No	Yes
JL2101B	No	Yes	No



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]	PHY0_LED2
External 3.3V (default)	1'b1	2'b00	String 510R to GND
External 1.8V	1'b1	2'b10	String 510R to VCC3V3_PHY
Internal 1.8V	1'b0	2'b10	String 510R to VCC3V3_PHY




HDMI 2.1



The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

NOTE:
The controller only support AC coupled link.
In order to backward compatibility or to meet HDMI2.0 (1.4b)
DC common mode spec and Voff, need do R based level-shift.


Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.





HDMI TX ARC




HDMI TX HPD



HDMI TX CEC





UART DEBUG




UART0_TX_M0_DEBUG >>>
UART0_RX_M0_DEBUG <<<

POWER KEY



DCDC_PWRON <<<
PWRON_L <<<
PWRON_LED_EN <<<



RECOVERY KEY



SARADC_VIN1_KEY/RECOVERY <<<

Gyroscope + G-sensor

I2C6_SCL_M3_TP >>>
I2C6_SDA_M3_TP >>>
GSENSOR_INT_L <<<



		深圳和成东科技有限公司 深圳市宝安区福海街道新和社区福海大道新兴工业园二区1栋3楼	
Title		K20_21	
Size	A4	Page Name	28.Debug/KEY/Recovery/G-sensor
Date:	Wednesday, February 26, 2025	Sheet	28 of 30
		Rev	V0.1

TF CARD


SDMMC0_D0<<<
SDMMC0_D1<<<
SDMMC0_D2<<<
SDMMC0_D3<<<

SDMMC0_CMD<<<


SDMMC0_CLK<<<

SDMMC0_DET_L<<<

SDMMC0_PWREN >>>




MicroSD Card



IR Receiver

PWM0_CH0_M0_IR<<<
IRLED1_EN <<<
IRLED2_EN <<<



eMMC FLASH


emmc_d0<<>>
emmc_d1<<>>
emmc_d2<<>>
emmc_d3<<>>
emmc_d4<<>>
emmc_d5<<>>
emmc_d6<<>>
emmc_d7<<>>

emmc_cmd<<>>





emmc_clkout<<>>

emmc_data_strobe<<>>

emmc_rstn<<>>



NFC Module



APPROVALS		DATE	K320-NFC-V01			
DRAWN	Luyang	2025/02/25				
CHECKED						
ISSUED						
VER	V01	SHEET	1/1			