




Appendix C. Test Plots_ACLR




ACLR\n48\20M\n48_20M_DFT_DL637334_Edge_1RB0_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL637334_Edge_1RB0_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL637334_Edge_1RB50_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL637334_Edge_1RB50_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL637334_Outer_Full RB_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL637334_Outer_Full RB_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Edge_1RB0_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Edge_1RB0_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Edge_1RB50_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Edge_1RB50_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Outer_Full RB_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL641666_Outer_Full RB_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL646000_Edge_1RB0_BPSK.png




ACLR\n48\20M\n48_20M_DFT_DL646000_Edge_1RB0_QPSK.png




ACLR\n48\20M\n48_20M_DFT_DL646000_Edge_1RB50_BPSK.png



ACLR\n48\20M\n48_20M_DFT_DL646000_Edge_1RB50_QPSK.png



ACLR\n48\20M\n48_20M_DFT_DL646000_Outer_Full RB_BPSK.png



ACLR\n48\20M\n48_20M_DFT_DL646000_Outer_Full RB_QPSK.png