
















Title	<Title>	Rev	<RevCode>
Size	Document Number		
C	<Doc>		
Date	Tuesday, December 07, 2004	Sheet	1 of 1



Title		<Title>	
Size	Document Number	Rev	
Custom	<Doc>	Code	
Date:	Tuesday, December 07, 2004	Sheet	1 of 3

RI+



RI-

RQ-

RQ+

RX IQ SIGNAL

TX IQ SIGNAL



Audio ADDA

PLL


3.3V Digital Power

2.5V Digital Power

Regulator Power

TEST Pin

IA8TX128



TEST1	TEST1	MODE
0	0	Normal
0	1	ID Disable
1	0	No ID / PN 9
1	1	Reserve

Clock

Power ON Reset

MPU Interface

Logic Function

GPIO

RF Interface

File	<Title>	Rev
Size	Document Number	<Doc>
Date	Tuesday, December 07, 2004	Sheet 2 of 3

Pin/SW TRUTH TABLE

V1	V2	J1 to J2	J1 to J3
1	0	ISOLATION (OPEN)	INSERTION LOSS (CLOSED)
0	1	INSERTION LOSS (CLOSED)	ISOLATION (OPEN)

