

DIGITAL KEY READER MODEL DR4208S

OPERATIONAL DESCRIPTION

Introduction

The DR4208S "DigiReader" is the newest addition to the WSE line of proximity access control readers. In conjunction with an access control unit (ACU), the DR4208S controls door access by interrogating a specified area around the door for persons possessing a "DigiKey" card, which emits a valid code for entry. The reader is mounted to a permanent fixture (usually an adjacent wall) in the vicinity of the doorway. Because of the frequency of operation, it may be mounted behind a sealed wall for more secure, tamper-proof applications. The DR4208S is powered by a 12-24 volt DC source and has a RS485 interface for communication with the ACU host system. Communication between the reader and card is accomplished via magnetically coupled antenna and is described below.

Description of antenna system

The simplified DigiReader-card system block diagram is shown in figure 1. The 11.059 MHz oscillator in the DR4208S generates a 138.2 KHz signal, which drives a 4.5" x 4.5" loop antenna, made out of copper traces on the PCB. When a card is within proximity (0 to 8 inches from the surface of the board), its coil picks up the 138 KHz magnetic field, which is rectified to power the card ASIC. The IC divides the 138 KHz clock by two and emits its own unique ID code in the form of a 10msec, 69 KHz phase shift keyed (PSK) signal burst. The DR4208S picks up the return signal with the receiver antenna, amplifies and filters it. The 138 KHz clock for the drive circuit is also fed to a D-flip flop and divided by 2 to clock the received signal. The in-phase signal becomes a one and the out-of-phase signal becomes a zero. A micro-controller IC performs the tasks of finding the 8 bit preamble from potential ambient noise, collecting and de-scrambling the data and error checking. The received card ID code is then passed along to the ACU to determine the validity of the code and control the door lock relays.

DIGITAL KEY READER MODEL DR4208S
OPERATIONAL DESCRIPTION




Figure 1. Overall System Block Diagram

DIGITAL KEY READER MODEL DR4208S OPERATIONAL DESCRIPTION

Circuit description

The DR4208S is composed of two main sections. The digital section contains the circuit power supply, the micro-controller, the I/O interface and the RS485 interface chip. The analog section contains the transmitter/receiver-tuned circuit, the filter circuit and the amplifier gain circuit.




Figure 2. Device Circuit Block Diagram

Digital section:

1) Circuit power supply:

The input power is fed through two common mode filter chokes and a diode for protection against reverse polarity. It is then fed to a linear voltage regulator to generate 12 VDC to power the analog chips, the beeper, and a linear regulator to generate 5 VDC to power the digital chips.

2) Micro-controller section:

An 8-bit micro-controller (16C73A) running at 11.059 MHz uses an internal counter to generate 138.2 KHz clock signal. This 138 KHz signal drives the RF transmitter. This signal is also digitally divided externally to create a 69KHz signal used by a RF mixer to digitize the key return signal. The digitized data is then sent to the micro-controller. The micro-controller verifies the start of the signal by detecting a preamble pattern; then clocks the remainder of the serial data bits. It unscrambles the decoded data, checks for errors and sends the card ID code to the ACU via the RS485 interface when polled. The micro-controller also reads the dip switches for device ID number, controls a bi-color LED, Tamper, and a beeper.

DIGITAL KEY READER MODEL DR4208S OPERATIONAL DESCRIPTION

Analog section

1) Transmitter circuit:

The 138 KHz signal is buffered by an IR2104S to drive a series resonant circuit tuned to 138 KHz. An 40 turn coil (390uH) made out of PCB traces and a 3300pF ceramic cap comprises the series tune circuit.

2) Receiver circuit:

The pick up coil is made from PCB traces, that resonant circuit tuned to 69 KHz. The received 69 KHz signal is AC coupled into a series of filter stages to remove 138 KHz signal, leaving only the 69 KHz signal biased at 6 volts DC. It is then fed to RF mixer clocked at 69 KHz to produce the digital key data, which is sampled by the micro-controller.