

Rev C

Schematic


SHEET Description


- | | |
|----|---|
| 2 | Data Bus Buffer |
| 3 | DRAM Bank 0,2 and Bank 1,3 |
| 4 | FLASH Memory |
| 5 | Audio and Network |
| 6 | Graphics Controller |
| 7 | Video, Power Connectors and Bypass Cap. |
| 8 | System Controller |
| 9 | Serial and Parallel Ports |
| 10 | PC-Card Socket, ISA Connector and Keyboard Controller |

WARS


CONTRACT NO.	WYSE TECHNOLOGY INCORPORATED ■■■■ 4100 Highway 40 West, Tempe, AZ 85281			BASE 2A
SCHEMATIC DIAGRAM:				
APPROVAL	DATE	Winterm BASE-2A Logic PCBA		
DRAWN	J. GUNN, VU I	SIZE	3WG NO.	REV
CHK	BOHIT LSLLE I	C		C
ENG	T-MEY			
ISSUED				
THIS DRAWING IS THE PROPERTY OF WYSE TECHNOLOGY INCORPORATED. IT IS TO BE USED ONLY FOR THE PROJECT AND QUANTITY SPECIFIED HEREON. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF WYSE TECHNOLOGY INCORPORATED.				
APPROVAL		DATE		REV

3-11-1998 10:22





WYSE TECHNOLOGY INCORPORATED	
SCHEMATIC DIAGRAM:	
BASE 2A	
FLASH Memory	
SIZE	961305-00
REV.	C
SCALE	DATE 3-11-88
SHEET	4 / 10




NOTE.


[illegible]

0000 00 45 03 21 1800 00 06 05 05 2500

•

1.8. 2003. 20. 03. 2003. 20. 03. 2003.





WYSE TECHNOLOGY INCORPORATED
SCHEMATIC DIAGRAM:
BASE-2A

Serial and Parallel Ports

SIZE	IPC NO.	REV.
C	961305-00	C

SCALE: 1 DATE: 3-4-1988 2/3 9 / 10

