

AC6921A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.0

Date: 2018.04.20

AC6921A Features

High performance 32-bit RISC CPU

- RISC 32-bit CPU
- DC-160MHz operation
- Support DSP instructions
- 64 Vectored interrupts
- 4 Levels interrupt priority

Flexible I/O

- 33 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level Schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- One full speed USB 2.0 OTG controller
- One audio interface supports IIS, left adjusted, right adjusted and DSP mode
- Four multi-function 16-bit timers, support capture and PWM mode
- Three 16-bit PWM generator for motor driving
- One 16-bit active parallel port
- One full-duplex basic UART
- Two full-duplex advanced UART
- Three SPI interface supports host and device mode
- Two SD Card Host controller
- One IIC interface supports host and device mode
- One SPDIF receiving interface without analog amplify
- One Quadrate decoder
- Watchdog
- 2 Crystal Oscillator
- 16-bit Stereo DAC with headphone amplifier, SNR $\geq$ 95dB
- 1 channel ADC , SNR $\geq$ 90dB
- 1 channel MIC amplifier
- 2 channels Stereo analog MUX
- 14 channels 10-bit ADC
- 2 channels 8 levels Low Voltage Detector
- Power-on reset
- Embedded PMU support low power mode

Bluetooth Feature

- CMOS single-chip fully-integrated radio and baseband
- Compliant with Bluetooth V5.0+BR+EDR+BLE specification

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

- Bluetooth Piconet and Scatternet support
- Meet class2 and class3 transmitting power requirement
- Support GFSK and $\pi/4$ DQPSK all packet types
- Provides +2dbm transmitting power
- receiver with -89dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\gatt\rfcomm\sdp\l2cap profile

FM Tuner

- Support worldwide frequency band 76-108MHz
- Fully integrated digital low-IF tuner & frequency synthesizer
- Autonomous search tuning
- Digital auto gain control (AGC)
- Digital adaptive noise cancellation
- Programmable de-emphasis (50/75 uS)
- Receive signal strength indicator (RSSI)
- Radio search in multi-channel simultaneously
- Digital volume control

Power Supply

- VBAT is 2.2V to 5.5V
- VDDIO is 2.2V to 3.6V
- RTCVDD is 2.2V to 3.6V

Packages

- LQFP48(7mm*7mm)

Temperature

- Operating temperature: -20°C to +70°C
- Storage temperature: -65°C to +150°C

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

1、Pin Definition

1.1 Pin Assignment




Figure 1-1 AC6921A_LQFP48 Package Diagram

1.2 Pin Description

Table 1-1 AC6921A_LQFP48 Pin Description

PIN NO.	Name	I/O Type	High Drive (mA)	Function	Other Function
1	PB0	I/O	8	GPIO	CLKOUT0: UART1TXA: Uart1 Data Out(A); SPI2CLKA: SPI2 Clock(A); SD1DAT0B: SD1 Data0(B); ALNK_SCLKB: Audio Link Serial Clock (B); SD0DAT3B: SD0 Data3(B); ADC6: ADC Input Channel 6; Touch0: Touch Input Channel 0;
2	VSSIO	P	/	Ground	
3	VBAT	P	/	LDO Power	
4	RTCVDD	P	/	RTC Power 3.3v	
5	PR1	I/O	10	RTCIO1 (output 0V)	RESET1: ADC12: ADC Input Channel 12;
6	PR2	I/O	10	RTCIO2 (pull up)	RESET2: ADC12: ADC Input Channel 12;
7	PR3	I/O	10	RTCIO3 (pull up)	RESET3:
8	PR0	I/O	10	RTCIO0	RESET0: OSCO_32K
9	BT_AVDD	P	/	BT Power 1.3v	
10	BT_RF	P	/		
11	FMIP	I	/		
12	VSSIO	P	/	Ground	
13	BT_OSCI	I	/	BT OSC In	
14	BT_OSCO	O	/	BT OSC Out	
15	PC5	I/O	24	GPIO	SD1CLKA: SD1 Clock(A); SPI1DOB: SPI1 Data Out(B); UART2RXD: Uart2 Data In(B); IIC_SDA_B: IIC SDA(B); COM0: LCD COM Output 0; SEG21: LCD SEG Output21;
16	PC4	I/O	24	GPIO	SD1CMDA: SD1 Command(A); SPI1CLKB: SPI1 Clock(B);

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

					UART2TXD: Uart2 Data Out(B); IIC_SCL_B: IIC SCL(B); COM1: LCD COM Output 1; SEG20: LCD SEG Output20;
17	PC3	I/O	24	GPIO	SD1DAT0A: SD1 Data0(A); SPI1DIB: SPI1 Data In(B); UART0RXC: Uart0 Data In(C); TMR3: Timer3 Clock Input; COM2: LCD COM Output 2; SEG19: LCD SEG Output19; ADC10: ADC Input Channel 10;
18	PA13	I/O		GPIO	ALNK_DAT2A: Audio Link Data2(A); SEG13: LCD SEG Output13;
19	PC2	I/O	24	GPIO	IIC_SDA_C: IIC SDA(C); UART0TXC: Uart0 Data Out(C); COM3: LCD COM Output 3; SEG18: LCD SEG Output18;
20	PA12	I/O	24	GPIO	CAP2: Timer2 Capture; ALNK_DAT1A: Audio Link Data1(A); SEG12: LCD SEG Output12;
21	PC1	I/O	24	GPIO	IIC_SCL_C: IIC SCL(C); SD1DAT2A: SD1 Data2(A); UART1RXB: Uart1 Data In(B); COM4: LCD COM Output 4; SEG17: LCD SEG Output17;
22	PC0	I/O	24	GPIO	SD1DAT3A: SD1 Data3(A); UART1TXB: Uart1 Data Out(B); COM5: LCD COM Output 5; SEG16: LCD SEG Output16;
23	USBDM	I/O	4	USB Negative Data (pull down)	UART1RXD: Uart1 Data In(D); SPI2DOB: SPI2 Data Out(B); IIC_SDA_A: IIC SDA(A); ADC11: ADC Input Channel 11;
24	USBDP	I/O	4	USB Positive Data (pull down)	UART1TXD: Uart1 Data Out(D); SPI2CLKB: SPI2 Clock(B); IIC_SCL_A: IIC SCL(A);
25	PA11	I/O	24	GPIO	TMR1: Timer1 Clock Input; ALNK_DAT0A: Audio Link Data0(A); SPI2DIB: SPI2 Data In(B); SEG11: LCD SEG Output11; Touch7: Touch Input Channel 7;
26	PA10	I/O	24	GPIO	SD0DAT1A: SPI0 Data1(A); BT_FREQ:

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

					UART2RXB: Uart2 Data In(B); ADC5: ADC Input Channel 5; ALNK_LRCKA: Audio Link Word Select(A); SEG10: LCD SEG Output10;
27	PA9	I/O	24	GPIO	SD0DAT2A: SD1 Data2(A); BT_Priority: UART2TXB: Uart2 Data Out(B); ADC4: ADC Input Channel 4; ALNK_SCLKA: Audio Link Serial Clock(A); SEG9: LCD SEG Output9;
28	PA8	I/O	24	GPIO	SD0DAT3A: SD0 Data3(A); Wlan_Active: UART0RXD: Uart0 Data In(B); ALNK_DAT3A: Audio Link Data3(A); SEG8: LCD SEG Output8; Touch15: Touch Input Channel 15;
29	PA7	I/O	24	GPIO	SD0CLKA: SD0 Clock(A); BT_Active: UART0TXD: Uart0 Data Out(D); TMR0: Timer0 Clock Input; ALNK_MCLKA: ALNK Master Clock(A); SEG7: LCD SEG Output7; Touch14: Touch Input Channel 14;
30	PA6	I/O	24	GPIO	SD0CMA: SD0 Command(A); UART0RXA: Uart0 Data In(A); UART1_RTS: Uart1 Request to send; ADC3: ADC Input Channel 3; IIC_SDA_D: IIC SDA(D); SEG6: LCD SEG Output6; Touch13: Touch Input Channel 13;
31	PA5	I/O	24	GPIO	SD0DAT0A: SD0 Data0(A); UART0TXA: Uart0 Data Out(A); UART1_CTS: Uart1 Clear to send; ADC2: ADC Input Channel 2; IIC_SCL_D: IIC SCL(D); SEG5: LCD SEG Output5; Touch12: Touch Input Channel 12;
32	PA4	I/O	24	GPIO	PWM1: Timer1 PWM Output; AMUX1R: Simulator Channel1 Right; ADC1: ADC Input Channel 1;

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

					UART2RXA: Uart2 Data In(A); SEG4: LCD SEG Output4; Touch11: Touch Input Channel 11;
33	PA3	I/O	24	GPIO	AMUX1L: Simulator Channel1 Left; ADC0: ADC Input Channel 0; UART2TXA: Uart2 Data Out(A); SEG3: LCD SEG Output3; Touch10: Touch Input Channel 10;
34	PA2	I/O	24	GPIO	PLNK_DAT1: PLNK Data1; CLKOUT1: CAP3: Timer3 Capture; UART1RXC: Uart1 Data In(C); SEG2: LCD SEG Output2; Touch9: Touch Input Channel 9;
35	PA1	I/O	24	GPIO	PLNK_SCLK: PLNK Serial Clock; PWM0: Timer0 PWM Output; UART1TXC: Uart1 Data Out(C); SEG1: LCD SEG Output1; Touch8: Touch Input Channel 8;
36	DACR	O	/	DAC Right Channel	
37	DACL	O	/	DAC Left Channel	
38	DACVDD	P	/	DAC Power	
39	VCOM	P	/	DAC Reference	
40	DACVSS	P	/	Ground	
41	PA0	I/O	24	GPIO	PLNK_DAT0: PLNK Data0; MIC: MIC Input Channel; UART0RXB: Uart0 Data In(B); SEG0: LCD SEG Output0;
42	VDDIO	P	/	IO Power 3.3v	
43	PB5	I/O	8	GPIO	UART0TXB: Uart0 Data Out(B); AMUX0R: Simulator Channel0 Right; SPI1DOA: SPI1 Data Out(A); SD1DAT3B: SD1 Data3(A); ALNK_DAT3B: Audio Link Data3(B); SD0CLKB: SD0 Clock(B); ADC9: ADC Input Channel 9; Touch5: Touch Input Channel 5;
44	PB4	I/O	8	GPIO	PWM3: Timer3 PWM Output; AMUX0L: Simulator Channel0 Left; SPI1CLKA: SPI1 Clock(A);

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

					SD1DAT2B: SD1 Data2(B); ALNK_DAT2B: Audio Link Data2(B); SD0CMDB: SD0 Command(B); ADC8: ADC Input Channel 8; SPI0_DAT2AB(2): SPI0 Data2(AB); Touch4: Touch Input Channel 4;
45	PB3	I/O	8	GPIO	PWM2: Timer2 PWM Output; UART2RXC: Uart2 Data In(C); SPI1DIA: SPI1 Data In(A); SD1DAT1B: SD1 Data1(B); ALNK_DAT1B: Audio Link Data1(B); SD0DAT0B: SD0 Data0(B); AMUX2R: Simulator Channel2 Right; SPI0_DAT3AB(3): SPI0 Data3(AB); Touch3: Touch Input Channel 3;
46	PB6	I/O	8	GPIO	ALNK_MCLKB: Audio Link Master Clock(B); AMUX2L: Simulator Channel2 Left; SPI0_DIB(1): SPI0 Data In(B); Touch6: Touch Input Channel 6;
47	PB2	I/O	8	GPIO	UART2TXC: Uart2 Data Out(C); SPI2DIA: SPI2 Data In(A); SD1CLKB: SD1 Clock(B); ALNK_DAT0B: Audio Link Data0(B); SD0DAT1B: SD0 Data1(B); SPI0_CLKB: SPI0 Clock(B); Touch2: Touch Input Channel 2;
48	PB1	I/O	8	GPIO	TMR2: Timer2 Clock Input; UART1RXA: Uart1 Data In(A); SPI2DOA: SPI2 Data Out(A); SD1CMDB: SD1 Command(B); ALNK_LRCKB: Audio Link Word Select(B); SD0DAT2B: SD0 Data2(B); ADC7: ADC Input Channel 7; Touch1: Touch Input Channel 1;

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2、Electrical Characteristics

2.1 PMU Characteristics

Table 2-1

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	
V _{3.3}	Voltage output	—	3.3	—	V	LDO5V = 5V, 100mA loading
V _{1.2}		—	1.2	—	V	LDO5V = 5V, 50mA loading
V13	Voltage output		1.3		V	LDO5V=5V, 100mA loading
V _{DACVDD}	DAC Voltage	—	3.1	—	V	LDO5V = 5V, 10mA loading
I _{L3.3}	Loading current	—	—	150	mA	LDO5V = 5V

2.2 IO Input/Output Electrical Logical Characteristics

Table 2-2

IO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	—	0.3* VDDIO	V	VDDIO = 3.3V
V _{IH}	High-Level Input Voltage	0.7* VDDIO	—	VDDIO+0.3	V	VDDIO = 3.3V
IO output characteristics						
V _{OL}	Low-Level Output Voltage	—	—	0.33	V	VDDIO = 3.3V
V _{OH}	High-Level Output Voltage	2.7	—	—	V	VDDIO = 3.3V

2.3 Internal Resistor Characteristics

Table 2-3

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA12 PC0~PC5	8mA	24mA	10K	10K	1、PR0 default input disable 2、PR1 default output 0 3、PR2 & PR3 default pull up 4、USBDM & USBDP default pull down 5、internal pull-up/pull-down resistance accuracy ±20%
PB0~PB6	4mA	8mA	10K	10K	
PR0~PR3	8mA	10mA	10K	10K	
USBDM USBDP	4mA	—	1.5K	15K	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.4 DAC Characteristics

Table 2-4

Parameter	Min	Typ	Max	Unit	Test Conditions
Frequency Response	20	—	20K	Hz	1KHz/0dB 10Kohm loading With A-Weighted Filter
THD+N	—	-69	—	dB	
S/N	—	95	—	dB	
Crosstalk	—	-80	—	dB	
Output Swing		1		Vrms	1KHz/-60dB 10Kohm loading With A-Weighted Filter
Dynamic Range		90		dB	
DAC Output Power	11		—	mW	
					32ohm loading

2.5 ADC Characteristics

Table 2-5

Parameter	Min	Typ	Max	Unit	Test Conditions
Dynamic Range		85		dB	1KHz/-60dB 10Kohm loading With A-Weighted Filter
S/N	—	90	—	dB	1KHz/-60dB 10Kohm loading With A-Weighted Filter
THD+N	—	-72	—	dB	
Crosstalk	—	-80	—	dB	

2.6 BT Characteristics

2.6.1 Transmitter

Basic Data Rate

Table 2-6

Parameter	Min	Typ	Max	Unit	Test Conditions
RF Transmit Power		0	4	dBm	25℃, Power Supply Voltage=5V 2441MHz
RF Power Control Range		20		dB	
20dB Bandwidth		950		KHz	
Adjacent Channel	+2MHz	-40		dBm	
	-2MHz	-38		dBm	
Transmit Power	+3MHz	-44		dBm	
	-3MHz	-35		dBm	

Enhanced Data Rate**Table 2-7**

Parameter		Min	Typ	Max	Unit	Test Conditions
Relative Power			1.2		dB	25°C, Power Supply
$\pi/4$ DQPSK Modulation Accuracy	DEVM RMS		6		%	
	DEVM 99%		10		%	
	DEVM Peak		15		%	
Adjacent Channel	+2MHz		-40		dBm	Voltage=5V 2441MHz
	-2MHz		-38		dBm	
Transmit Power	+3MHz		-44		dBm	
	-3MHz		-35		dBm	

2.6.2 Receiver

Basic Data Rate**Table 2-8**

Parameter		Min	Typ	Max	Unit	Test Conditions
Sensitivity			-89		dBm	25°C, Power Supply Voltage=5V 2441MHz
Co-channel Interference Rejection			-13		dB	
Adjacent Channel	+1MHz		+5		dB	
	-1MHz		+2		dB	
	+2MHz		+37		dB	
Interference Rejection	-2MHz		+36		dB	
	+3MHz		+40		dB	
	-3MHz		+35		dB	

Enhanced Data Rate**Table 2-9**

Parameter		Min	Typ	Max	Unit	Test Conditions
Sensitivity			-89		dBm	25°C, Power Supply Voltage=5V 2441MHz
Co-channel Interference Rejection			-13		dB	
Adjacent Channel	+1MHz		+5		dB	
	-1MHz		+2		dB	
	+2MHz		+37		dB	
Interference Rejection	-2MHz		+36		dB	
	+3MHz		+40		dB	
	-3MHz		+35		dB	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.7 FM Receiver Characteristics

Table 2-10

Parameter	Min	Typ	Max	Unit	Test Conditions
Input Frequency	76		108	MHz	
Usable Sensitivity	3	4	8	dB μ V EMF	(S+N)/N=26dB
Adjacent Channel Selectivity		48		dB	± 200 kHz
IIP3		88		dB μ V EMF	$\Delta f_1=200$ kHz, $\Delta f_2=400$ kHz
Audio Output Voltage	0		3	V	Empty Load
Audio Frequency Response	20		20k	Hz	DacTest
Audio (S+N)/N		52		dB	
Stereo Separation		40		dB	
Audio Total Harmonic Distortion (THD)		0.4		%	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

3、Package Information

3.1 LQFP48(7mm*7mm)




Figure 3-1. AC6921A_LQFP48 Package

4、Revision History

Date	Revision	Description
2018.04.20	V1.0	Initial Release

