



FBVDDQ Power Supply



FBVTT Power Supply



Note : This circuit is for SOP-8 and SOP-8-P dual layout.
If sop-8 can't prrove enough thermal dissipation, you can use sop-8-p package.

SPARKLE SP8836 REVI:C1.1

2003/12/26

8/22/03: P191 was cloned from P193
8/22/03: Page(S) 4,5,7,8) - Changed Memory termination to FBVTT parallel and added de-coupling caps.
8/26/03: Page(S) 22 - FBVDD(Q) power supply was changed from individual (HIP6012) switchers.
8/26/03: - to a dual switcher (ISL6225) that generates FBVDD(Q) and FBVTT.
8/26/03: The Linear Sink/Source that generated FVBTT was also removed.
8/26/03: Page 21 - Added 10K pullup to NV_FGOOD
8/26/03: Page 6 - Added Low pass filter to GPU_VTT
8/27/03: Page 15 - Changed R562 to a 0603 to facilitate routing
8/29/03: Page 21 - Removed C765 and connected U510.12 to U510.17 (NV_SFTSTRT)
9/03/03: Page 21 - Added Schmoos two 10K (NO_STUFF) resistors for NVVDD Schmoos circuit.
9/04/03: Page 21 - Added Silent Running
9/04/08: X-Released
9/18/08: Cloned from
5/18/03: Pages 2, 21 - Added two resistors for Droop Compensation
9/18/03: Page 12 - Removed Link-B from design
9/18/03: Page 22 - Added test point for FBVTT

~~PAGE
SUMMARY.~~

1. This page: Page summary, revision history and variant info table
2. AGP/PCI
3. FBA partition, FBVDDQ decoupling, FBDLLVDD decoupling
4. FBA0 qty 2 8Mx16 DDR1 memories,decoupling.
5. FBA1 qty 2 8Mx16 DDR1 memories,decoupling.
6. FBC partition, FBVTT, FBCAL
7. FBC0 qty 2 8Mx16 DDR1 memories,decoupling.
8. FBC1 qty 2 8Mx16 DDR1 memories,decoupling.
9. Ground, Thermal grounds and NCs.
10. DACA, DACB, DAC sync buffers, PLL, XTAL
11. DACA RGB and EMI filters, DB15 primary slim VGA connector
12. Internal TMSD Link A+B, Internal TMSD DVI-I connector
13. DACA RGB and EMI filters, DB15 primary slim VGA connector
14. Internal TMSD Link C, Internal TMSD DVI-I connector
15. NV36 VIP, NV36 DVOA
16. 7114 video capture
17. Mini Din Video In/Out Connector
18. 4-pin Video-In, 10-pin Video-In Connector
19. BIOS serial ROM, Temperature Sensor, PWM Fan Control.
20. Linear Regulators for A3V3, TMSDAB_PLLVDD, TMSDAB_IOVDD
21. NVDD Switch
22. FBVDDQ Switch
23. FBVDD Switch
24. Strap Configurations

SN	VARIANT	NVPN	ASSEMBLY
0	BASE	602-10191-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
1	6001019100000000	602-10191-0000-000	6001019100000000
2	6001019100010000	602-10191-0001-000	6001019100010000
3	6001019100001000	602-10191-0000-100	6001019100001000
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ASSEMBLY PAGE	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL <edit here to insert page detail>
---------------	----------------------------------------------------------------------------------------------------------------------------

page 1

[illegible]

A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---

AGP 8X Interface



Partition A

FB_DLLVDD

PLACE NEAR MEMORY IMPORTANT FOR POWER ON INITIALIZATION OF DDR1 MEMS

ASSEMBLY PAGE
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
AMR BOARD NOT FOR detail


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, INCLUDING WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE OR INDUSTRY STANDARDS.

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY!



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY!








PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY!




PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!




DACA



DACB




XTAL/PLL



NET RULES

NET_NAME	NET_PHYSICAL_TYPE	NET_SPACING_RULE
XTALIN	18MIL_TRACE	
XTALOUT	18MIL_TRACE	
DACA_VDD	12MIL_TRACE	
DACA_VREF	12MIL_TRACE	
DACA_RSET	12MIL_TRACE	
DACB_VDD	12MIL_TRACE	
DACB_VREF	12MIL_TRACE	
DACB_RSET	12MIL_TRACE	
PLVDD	12MIL_TRACE	

DACA & DACB Sync Buffers



ALL NVIDIA DESIGN SPECIFICATIONS, BOARD SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, INCLUDING THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Secondary Display (DACB), Slim DB15

Place all filter components on the side nearest to the reference GND plane!


Route all signals only on layers referenced to GND!

Don't split the reference GND plane beneath any signal!

DACB Multiplexer




EMI-FILTER



NET_NAME	NET_PHYSICAL_TYPE	IMPEDANCE_RULE	NET_SPACING_RULE
SDA	DIFF		20MIL
SCL	DIFF		20MIL
DACB_RED_C	DIFF		20MIL
DACB_GREEN_C	DIFF		20MIL
DACB_BLUE_C	DIFF		20MIL
DACB_RED_SW	DIFF		20MIL
DACB_GREEN_SW	DIFF		20MIL
DACB_BLUE_SW	DIFF		20MIL
DACB_RED	DIFF		20MIL
DACB_GREEN	DIFF		20MIL
DACB_BLUE	DIFF		20MIL
MINIDIN_COUT	DIFF		20MIL
MINIDIN_V_CVBOUT	DIFF		20MIL
MINIDIN_FBOUT	DIFF		20MIL


NORTH




INTERNAL TMDS ..LINK
A/B

COMPONENTS SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU

NOTE: NV36 HAS ON DIE PULL UPS ON TMDS LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE



Hotplug Detection




	TMD5_BACK	12MIL_TRACE	3.3V
IN	TMD5_BACK_1	12MIL_TRACE	3.3V
IN	TMD5_BACK_2	12MIL_TRACE	3.3V
IN	TMD5_BACK_3	12MIL_TRACE	3.3V
IN	TMD5_BACK_4	12MIL_TRACE	3.3V

[illegible]

Primary Display (DACA), DB15 SLIM

DACA
RGB-FILTER

DACA VGA
connector



NET_NAME	NET_PHYSICAL_TYPE	IMPEDANCE_RULE	NET_SPACING_RULE
DACA_R_F			20MIL
DACA_G_F			20MIL
DACA_B_F			20MIL
DACA_RED_C			20MIL
DACA_GREEN_C			20MIL
DACA_BLUE_C			20MIL
DACA_RED			20MIL
DACA_GREEN			20MIL
DACA_BLUE			20MIL

Place all filter components
on the side nearest to the
reference GND plane!

Route all signals only on
layers referenced to GND!

Don't split the reference
GND plane
beneath
an RGB signal!

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS ARE THE PROPERTY OF NVIDIA CORPORATION, AND ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. TRADE PRACTICE, OR INDUSTRY STANDARDS.

NET

23-24 100M 15-20

20MIL G2G_30MIL


NET_SPACING_RULE

23-24 15-20

20MIL G2G_30MIL




VIDEO CAPTURE



SAA
7146 ADDRESS
0X42

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED AS IS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. NVIDIA DISCLAIMS ALL WARRANTIES, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MiniDIN VIDEO IN/OUT CONNECTOR





	NET_NAME	NET_PHYSICAL_TYPE	IMPEDANCE_RULE	NET_SPACING_RULE
1796	16- B1	MINIDIN_V_CVBSIN		20MIL
	B1	MDIN_PROUT_C		20MIL
	B1	MDIN_COUT_C		20MIL
	B1	MDIN_VIN_C		20MIL
	B1	MDIN_YOUT_C		20MIL
	B1	MDIN_CIN_C		20MIL
1796	16- B1	MINIDBI_CIN		20MIL
	B1	MD_PROUT		20MIL
	B1	MD_GREEN		20MIL
	B1	MD_BLUEVDSIN		20MIL
	B1	MD_GREEN		20MIL
	B1	MD_YOUT		20MIL
	B1	MD_CIN		20MIL
	B1	7104_BLUE_CVBS		20MIL
	B1	7104_BLUE_COUT		20MIL
	B1	7104_GREEN_YOUT		20MIL
	B1	7104_GREEN_CIN		20MIL

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
PAGE	AND BOM NOT FINAL
PAGE#	<edit here to insert page detail>

page17

[illegible]

Power Supply ...


[illegible]

SP8836 C1.1

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
PAGE	AND BOM NOT FINAL See here to insert page detail>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BENEFIT PROVIDER AND ITS MATERIALS MAY OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL LIABILITY FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVVDD Power Supply



Assembly:
BIOS