


DRAFT

RVP8

Digital IF Receiver/Doppler Signal Processor

User's Manual

April 2003



© Copyright 2003 SIGMET, Inc.

The designs and descriptions contained in this manual may not be copied, translated or reproduced in any form without the prior written consent of SIGMET, Inc.

Table of Contents

Hardware Limited Warranty	x
Preface	xi
1. Introduction and Specifications	1-1
1.1 System Configuration Concepts	1-4
1.1.1 IFD IF Digitizer	1-9
1.1.2 Digital Receiver PCI Card (RVP8/Rx)	1-10
1.1.3 Digital Transmitter PCI Card (RVP8/Tx)	1-13
1.1.4 I/O-62 PCI Card and I/O Panel	1-15
1.2 Comparison of Analog vs Digital Radar Receivers	1-17
1.2.1 What is a Digital IF Receiver?	1-17
1.2.2 Magnetron Receiver Example	1-18
1.2.3 Klystron or TWT Receiver and Transmit RF Example	1-20
1.3 RVP8 IF Signal Processing	1-21
1.3.1 IFD Data Capture and Timing	1-21
1.3.2 Burst Pulse Analysis for Amplitude/Frequency/Phase	1-22
1.3.3 Rx Board and CPU IF to I/Q Processing	1-23
1.4 RVP8 Weather Signal Processing	1-25
1.4.1 General Processing features	1-26
1.4.2 RVP8 Pulse Pair Time Domain Processing	1-29
1.4.3 RVP8 DFT/FFT Processing	1-29
1.4.4 Random Phase Processing for 2nd Trip Echo	1-30
1.4.5 Polarization Mode Processing	1-30
1.4.6 Output Data	1-30
1.5 RVP8 Control and Maintenance Features	1-31
1.5.1 Radar Control Functions	1-31
1.5.2 Power-Up Setup Configuration	1-32
1.5.3 Built-In Diagnostics	1-32
1.6 Support Utilities and Available Application Software	1-33
1.7 Open Architecture and Published API	1-34
1.8 RVP8 Technical Specifications	1-35
1.8.1 IFD Digitizer Module	1-35
1.8.2 RVP8/Rx PCI Card	1-36
1.8.3 RVP8/Tx PCI Card	1-37
1.8.4 SIGMET I/O-62 PCI Card	1-38
1.8.5 RVP8 Standard Connector Panel	1-39
1.8.6 RVP8 Processing Algorithms	1-40
1.8.7 RVP8 Input/Output Summary	1-42

1.8.8 Physical and Environmental Characteristics	1-43
2. Hardware Installation	2-1
2.1 Overview and Input Power Requirements	2-1
2.2 IFD IF Digitizer Module Installation	2-2
2.2.1 IFD Introduction	2-2
2.2.2 IFD Revision History	2-3
2.2.3 IFD Power, Size and Physical Mounting Considerations	2-4
2.2.4 IFD I/O Summary	2-5
2.2.5 IFD Adjustments and Test/Status Indicators	2-6
2.2.6 IFD Input A/D Saturation Levels	2-8
2.2.7 IF Bandwidth and Dynamic Range	2-9
2.2.8 IF Gain and System Performance	2-11
2.2.9 Choice of Intermediate Frequency	2-13
2.2.10 IFD Analog AFC Output Voltage (Optional)	2-14
2.2.11 IFD Reference Clock Input (Optional)	2-15
2.2.12 Coax Uplink and Fiber Downlink	2-17
2.3 RVP8 Chassis	2-18
2.3.1 RVP8 Chassis Overview	2-18
2.3.2 Power Requirements, Size and Physical Mounting	2-18
2.3.3 Main Chassis Direct Connections	2-19
2.3.4 Connector Panel I/O Connections	2-20
2.3.5 Power-Up Details (Alan) Draft	2-23
2.3.6 Socket Interface	2-24
2.4 Digital AFC Module (DAFC).....	2-27
2.4.1 Example Hookup to a CTI "MVSr-xxx" STALO	2-29
2.4.2 Example Hookup to a MITEQ "MFS-xxx" STALO	2-31
2.5 RVP8 Custom Interfaces	2-32
2.5.1 Using the IFD Coax Uplink	2-32
2.5.2 Using the (I,Q) Digital Data Stream (Alan)	2-35
3. TTY Nonvolatile Setups (draft)	3-1
3.1 Overview of Setup Procedures	3-1
3.1.1 Initial Entry and Help List	3-1
3.1.2 Factory, Saved, and Current Settings	3-2
3.1.3 Processor Reset Command	3-3
3.1.4 V — View Internal Status	3-3
3.1.5 Burst-In / IF-In Swap Command	3-5
3.2 Host Computer I/O Debugging	3-7
3.2.1 Physical-Level I/O Examiner	3-7
3.2.2 Application-Level I/O Examiner	3-7
3.3 View/Modify Dialogs	3-10
3.3.1 Mc — Board Configuration	3-10

3.3.2 Mp — Processing Options	3-13
3.3.3 Mf — Clutter Filters	3-16
3.3.4 Mt — General Trigger Setups	3-18
3.3.5 Mt<n> — Triggers for Pulwidth #n	3-21
3.3.6 Mb — Burst Pulse and AFC	3-25
3.3.6.1 AFC Motor/Integrator Option	3-32
3.3.7 M+ — Debug Options	3-33
3.3.8 Mz — Transmitter Phase Control	3-34
4. Plot-Assisted Setups	4-1
4.1 Oscilloscope Connections	4-2
4.2 P+ — Plot Test Pattern	4-3
4.3 General Conventions Within the Plot Commands	4-4
4.4 Pb — Plot Burst Pulse Timing	4-6
4.4.1 Interpreting the Burst Timing Plot	4-6
4.4.2 Available Subcommands Within "Pb"	4-7
4.4.3 TTY Information Lines Within "Pb"	4-8
4.4.4 Recommended Adjustment Procedures	4-9
4.5 Ps — Plot Burst Spectra and AFC	4-11
4.5.1 Interpreting the Burst Spectra Plots	4-11
4.5.2 Available Subcommands Within "Ps"	4-13
4.5.3 TTY Information Lines Within "Ps"	4-15
4.5.4 Computation of Filter Loss	4-17
4.5.5 Recommended Adjustment Procedures	4-20
4.6 Pr — Plot Receiver Waveforms	4-23
4.6.1 Interpreting the Receiver Waveform Plots	4-23
4.6.2 Available Subcommands Within "Pr"	4-25
4.6.3 TTY Information Lines Within "Pr"	4-26
5. Processing Algorithms (draft)	5-1
5.1 IF Signal Processing	5-4
5.1.1 FIR (Matched) Filter	5-4
5.1.2 Automatic Frequency Control (AFC)	5-5
5.1.3 Burst Pulse Tracking	5-6
5.1.4 Interference Filter	5-7
5.1.5 Large-Signal Linearization	5-9
5.1.6 Correction for Tx Power Fluctuations	5-9
5.2 Video ("I" and "Q") Signal Processing	5-11
5.2.1 Time Series	5-11
5.2.2 IIR Clutter Filter for PPP-Mode	5-11
5.2.3 Autocorrelations for PPP-Mode	5-12
5.2.4 Range averaging and Clutter Microsuppression	5-13
5.2.5 Reflectivity	5-13

5.2.6	Velocity	5-15
5.2.7	Spectrum Width Algorithms	5-15
5.2.8	Signal Quality Index (SQI threshold)	5-16
5.2.9	Clutter Correction (CCOR threshold)	5-17
5.2.10	Weather Signal Power (SIG threshold)	5-18
5.2.11	Signal to Noise Ratio (LOG threshold)	5-18
5.3	Thresholding	5-19
5.3.1	Threshold Qualifiers	5-19
5.3.2	Adjusting Threshold Qualifiers	5-20
5.3.3	Speckle Filters	5-21
5.4	Reflectivity Calibration	5-25
5.5	Dual PRT Processing Mode	5-30
5.5.1	DPRT-1 Mode	5-30
5.5.2	DPRT-2 Mode	5-31
5.6	Dual PRF Velocity Unfolding	5-32
5.7	Optional Dual Polarization- ZDR, PHIDP, KDP, LDR,	5-36
5.7.1	Overview of Dual Polarization	5-36
5.7.2	Radar System Considerations	5-38
5.7.3	RVP8 Dual-Channel Receiver Approach	5-40
5.7.4	Overview of Processing Algorithms	5-42
5.7.5	Case 1: Fixed Transmit: Dual-Channel Receiver	5-45
5.7.6	Case 2: Simultaneous Dual Transmit and Receive (STAR mode)	5-46
5.7.7	Case 3: Alternating H/V Transmit: Single-Channel Receiver	5-47
5.7.8	Case 4: Alternating H/V Transmit: Dual-Channel Receiver	5-48
5.7.10	KDP Calculation	5-49
5.7.11	Standard Moment Calculations (T, Z, V, W)	5-50
5.7.12	Thresholding of Polarization Parameters	5-60
5.7.13	Calibration Considerations	5-61
5.8	FFT Mode	5-64
5.8.1	Overview	5-64
5.8.2	FFT Implementation	5-65
5.9	Random Phase 2nd Trip Processing	5-70
5.9.1	Overview	5-70
5.9.2	Algorithm	5-70
5.9.3	Tuning for Optimal Performance	5-71
5.10	Signal Generator Testing of the Algorithms	5-75
5.10.1	Linear Ramp of Velocity with Range	5-75
5.10.2	Verifying PHIDP and KDP	5-76
5.10.3	Verifying RHOH, RHOV, and RHOHV	5-76

6. Host Computer Commands	6-1
6.1 No-Operation (NOP)	6-2
6.2 Load Range Mask (LRMSK)	6-2
6.3 Setup Operating Parameters (SOPRM)	6-4
6.4 Interface Input/Output Test (IOTEST)	6-10
6.5 Interface Output Test (OTEST)	6-11
6.6 Sample Noise Level (SNOISE)	6-11
6.7 Initiate Processing (PROC)	6-13
6.8 Load Clutter Filter Flags (LFILT)	6-21
6.9 Get Processor Parameters (GPARM)	6-22
6.10 Load Simulated Time Series Data (LSIMUL)	6-31
6.11 Reset (RESET)	6-32
6.12 Define Trigger Generator Output Waveforms (TRIGWF)	6-33
6.13 Define Pulse Width Control Bits and PRT Limits (PWINFO)	6-34
6.14 Set Pulse Width and PRF (SETPWF)	6-35
6.15 Load Antenna Synchronization Table (LSYNC)	6-36
6.16 Set/Clear User LED (SLED)	6-38
6.17 TTY Operation (TTYOP)	6-38
6.18 Load Custom Range Normalization (LDRNV)	6-40
6.19 Read Back Internal Tables and Parameters (RBACK)	6-41
6.20 Pass Auxiliary Arguments to Opcodes (XARGS)	6-41
6.21 Configure Ray Header Words (CFGHDR)	6-42
6.22 Configure Interference Filter (CFGINTF)	6-43
6.23 Set AFC level (SETAFC)	6-44
6.24 Set Trigger Timing Slew (SETSLEW)	6-44
6.25 Hunt for Burst Pulse (BPHUNT)	6-44
6.26 Configure Phase Modulation (CFGPHZ)	6-45
6.27 Set User IQ Bits (UIQBITS)	6-46
6.28 Custom User Opcode (USRINTR and USRCONT)	6-46

A. Software: Basics, Installation and Backup	A-1
A.1 Overview	A-1
A.2 Basics of Login, Logout and Shutdown	A-2
A.2.1 Power up procedure	A-2
A.2.2 Local and remote login	A-2
A.2.3 Default operator and root login passwords	A-2
A.2.4 Login procedure	A-3
A.2.5 Logout procedure	A-4
A.2.6 Poweroff shutdown procedure	A-4
A.3 Software Installation	A-5
A.3.1 When to perform software installation	A-5
A.3.2 Preparing for the installation	A-5
A.3.3 Installing the system software	A-6
A.4 System Software Configuration	A-10
A.4.1 Configuring the softplane.conf file	A-11
A.5 System Backup and Recovery	A-17
A.5.1 System Backup	A-17
A.5.2 System Recovery	A-21
A.5.3 Transferring a backup file from the RVP8 hard disk	A-22
A.6 Software Upgrade and Support	A-24
A.6.1 Where to get software upgrades	A-24
A.6.2 When should I upgrade	A-24
A.6.3 How should I upgrade	A-24
A.6.4 Getting the network upgrade files	A-25
A.6.5 Starting the "install" utility	A-28
A.6.6 Using the install utility	A-29
A.7 Network Basics	A-31
A.7.1 Default Out Of The Box Configuration	A-31
A.7.2 Making Changes to Default Configuration	A-32
B. RVP8/RCP8 Packaging	B-1
B.1 Main Chassis General Description	B-2
B.1.1 Main Chassis Front Panel	B-7
B.1.2 Main Chassis Back Panel	B-8
B.1.3 Main Chassis Back Panel Power Section	B-9
B.1.4 Main Chassis Back Panel PC I/O Section	B-10
B.1.5 Main Chassis Back Panel PCI Card Section	B-11
B.2 I/O-62 and Connector Panel	B-12
B.3 IFD Module (RVP8 Only)	B-28
B.4 DAFC Module (RVP8 only)	B-31
C. Clutter Filter Characteristics (DRAFT)	C-1
D. References and Credits	D-1

E. Installation and Test Procedure (DRAFT)	E-1
E.1 Installation Check	E-3
E.2 Power-Up Check	E-4
E.3 Setup Terminal	E-5
E.4 Setup "V" Command (Internal Status)	E-6
E.5 Setup "Mc" Command (Board Configuration)	E-7
E.6 Setup "Mp" Command (Processing Options)	E-8
E.7 Setup "Mf" Command (Clutter Filters)	E-9
E.8 Setup "Mt" Command (General Trigger Setup)	E-10
E.9 Initial Setup of Information for Each Pulse Width	E-11
E.10 Setup "Mb" Command (Burst Pulse and AFC)	E-12
E.11 Setup "M+" Command (Debug Options)	E-13
E.12 Setup "Mz" Command (Transmitter Phase Control)	E-14
E.13 Display Scope Test	E-15
E.14 Burst Pulse Alignment	E-16
E.15 Bandwidth Filter Adjustment	E-17
E.16 Digital AFC Voltage Alignment (Optional)	E-18
E.17 Analog AFC Voltage Alignment (Optional)	E-19
E.18 MFC Functional Test and Tuning (Optional)	E-21
E.19 AFC Functional Test (Optional)	E-22
E.20 Input IF Signal Level Check	E-23
E.21 Dynamic Range Check	E-24
E.22 Receiver Bandwidth Check	E-26
E.23 Receiver Phase Noise Check	E-28
E.24 Hardcopy of Final Setups	E-29
E.25 IFD Stand-alone SigGen Bench Test	E-30
Index	Index-1

Figures

Figure 1-1: Analog vs Digital Receiver for Magnetron Systems	1-19
Figure 1-2: Analog vs Digital Receiver for Klystron Systems	1-20
Figure 1-3: IF to I/Q Processing Steps	1-23
Figure 1-4: I/Q Processing for Weather Moment Extraction	1-26
Figure 2-1: Calibration Plot for a Stand-alone 14-Bit IFD	2-10
Figure 2-2: Tradeoff Between Dynamic Range and Sensitivity	2-11
Figure 2-3: Assembly Diagram of the DAFC	2-27
Figure 2-4: Recommended Receiving Circuit for the Coax Uplink	2-32
Figure 2-5: Timing Diagram of the IFD Coax Uplink	2-33
Figure 2-6: Timing diagram of the (I,Q) Data Stream	2-36
Figure 4-1: Oscilloscope Display of Test Pattern	4-3
Figure 4-2: Successful Capture of the Transmit Burst	4-6
Figure 4-3: Example of a Filter With Excellent DC Rejection	4-11
Figure 4-4: Example of a Poorly Matched Filter	4-20
Figure 4-5: Example of a Filter With Poor DC Rejection	4-22
Figure 4-6: Example of Combined IF Sample and LOG Plot	4-23
Figure 4-7: Example of a Noisy High Resolution "Pr" Spectrum	4-25
Figure 5-1: Flow Diagram of RVP8 Processing	5-3
Figure 5-2: Linearization of Saturated Signals Above +4dBm	5-10
Figure 5-3: Model Intensity Curve	5-25
Figure 5-4: Illustration of Losses that Affect LOG Calibration	5-28
Figure 5-5: Dual PRF Concepts	5-33
Figure 5-6: Example of Dual PRF Trigger Waveforms	5-35
Figure 5-7: Dual Receiver Magnetron Case	5-40
Figure 5-8: Comparison of Pulse Pair and FFT Clutter Filters	5-64
Figure 5-9: FFT Processing — 50 pulse example	5-66
Figure 5-10: Effect of Windowing on FFT Response to Ground Clutter	5-67
Figure 5-11: Example of FFT Clutter Filter in Frequency Domain	5-68
Figure 5-12: Random Phase Processing Algorithm	5-74
Figure B-1: Main Chassis- Front Panel	B-3
Figure B-2: Main Chassis- Back Panel	B-4
Figure B-3: Main Chassis- Right Side View	B-5
Figure B-4: Main Chassis Internal Cabling	B-6
Figure B-5: RVP8 I/O-62 Connector Panel	B-14
Figure B-6: RCP8 I/O-62 Connector Panel	B-15
Figure B-7: RVP8/IFD Module	B-29
Figure B-8: IFD Front Panel	B-30
Figure B-9: View of DAFC Module	B-31
Figure C-1: 40 dB IIR Clutter Filter Responses	C-3
Figure C-2: 50 dB IIR Clutter Filters Responses	C-4

Tables

Table 1-1: Examples of Dual PRF Velocity Unfolding	1-28
Table 2-1: Differences Among Versions of the IFD	2-3
Table 2-2: IFD I/O Connections	2-5
Table 2-3: IFD Toggle Switch Settings	2-6
Table 2-4: IFD LED Indicator Interpretations	2-6
Table 2-5: IFD Internal Jumper Settings	2-7
Table 2-6: Direct Connections to RVP8 Main Chassis	2-19
Table 2-7: DAFC Protocol Jumper Selections	2-28
Table 2-8: Pinout for the CTI "MVSR-xxx" STALO	2-30
Table 2-9: Bit Assignments for the IFD Coax Uplink	2-33
Table 5-1: Algebraic Quantities Within the RVP8 Processor	5-2
Table 5-2: Algorithm Results for +16dB Interference	5-8
Table 5-3: Algorithm Results for +26dB Interference	5-9
Table 6-2: RVP8 Status Output Words	6-22
Table B-1: J1 "AZ INPUT"	B-16
Table B-2: J2 "AZ OUTPUT"	B-17
Table B-3: J3 RVP8: "PHASE OUT"; RCP8 "CONTROL"	B-18
Table B-4: J4 "EL INPUT"	B-19
Table B-5: J5 "EL OUTPUT"	B-20
Table B-6: J6 "RELAY"	B-21
Table B-7: J7: RVP8 "SPARE"; RCP8 "BITE 19:0"	B-22
Table B-8: J8: RVP8 "SPARE"; RCP8 "ANALOG IN"	B-23
Table B-9: J9 RVP8: "MISC I/O" ; RCP8: "PED/STATUS"	B-24
Table B-10: J10 "SERIAL"	B-25
Table B-11: J11 "SERIAL"	B-25
Table B-12: J12 "S-D"	B-26
Table B-13: RVP8 BNC Connector Pin Assignments	B-27
Table B-14: RCP8 BNC Connector Pin Assignments	B-27
Table C-1: Doppler 40dB Clutter Filter Coefficients	C-1
Table C-2: Doppler 50dB Clutter Filter Coefficients	C-2