

Microflex Slim/Mini Desk Top PC

CIEOS-PIII; MILLENNIUM-PIII

MFII+-810e; MFIII+-810

User's Manual

Table of contents

Chapter 1 Introduction	page 01
Chapter 2 Getting Started	page 02
Chapter 3 Specification	page 05
3.1 Motherboard specification	page 05
3.2 The MFII ⁺ -810e Slim Size and MFIII ⁺ -810e Mini Desk Top PC Specification	page 08
Chapter 4 Installation	page 11
4.1 MFIII ⁺ -810e Mini Desk Top PC System installation	page 11
4.2 MFII ⁺ -810e Slim Size PC System installation	page 15
Chapter 5 Motherboard diagram and jumper setting	page 17
5.1 MF-810e Motherboard Diagram	page 17
5.2 MF-810e ALL-IN-ONE M/B jumper setting	page 18
Chapter 6 Award BIOS setup	page 20
6.1 Standard CMOS Setup	page 23
6.2 BIOS Features Setup	page 29
6.3 Advanced Chipset Features Setup	page 33
6.4 Integrated Peripherals	page 37
6.5 Power Management Setup	page 42

6.6	PNP/PCI Configuration Setup	page 46
6.7	PC Health Status	page 48
6.8	Frequency/Voltage Control	page 49
6.9	Default Menu	page 50
6.10	Supervisor/User Password Setting	page 51
6.11	Exit Selecting	page 52
6.12	POST Messages	page 53
6.13	POST Codes	page 59
Chapter 7	Driver Installation	page 66
7.1	Software installation	page 67
7.2	Question and Answer	page 72

Introduction

3.16 the trMIME.ltd MpcMpbM f m⁺g052dM.Tr.o M.FdMl- Mh8M f m⁺g052dM
i .h.N dIl MpmM- zM

3dM6 pb3dapt c8MIMrgghphdMdl.Dhd8Mk.bMPCIM4 CPYpE8.pMpeh8Mh8M
527522i Mdk pel M3.mMe.rghzM3.1M pb3dapt c8MIMdl.DhMpcMpbM f m⁺g
052dMlr.o M.FdM- Mh8M f m⁺g052dM .h.M dl MpmM- yMpbM f m⁺g052dMh8M
i f m⁺g052dMcdMvdMdk Mdl.Dhd8M.bM NNfMhcdzM
M

- Chapter 11: Analogy

i f m⁺ M052d Mt 1d N.Fd OHL / Bi M6Lo / 9 j M5Lo / v j M

- d thal p1Cr pr t1la1 anop

XXXXXXXXXXXXXXXXXXXXXph pht rNDM- nTP M .ud8MI

MM NNNNNNpht rOENM- n7nTP M.ud8M

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXNMMPM

M NNNNNNNNNNNNNNNNNNNNzNMTP NNMM- nWI

MM NNNNNNNNNNNNNNNNNNNNNNNNNNNNNN-STMTP NNNNM- nWM

MM  VMN- nM

- **c id g 0 prt1laI anop**

i f m⁺052dMS gwq i Ofr.o NndMS gwq i MTto dMIMphdappl jM

i f m⁺M052dMS gwq i 0UM7xQMS gwq i MTh8t c8MFdjM

- 2 S33 fpr th5pr t11aI anop

i f m⁺ 0.52 dM r p m m M . 1 l 0.176 Q r p m m M . 1 l M . 13 p e b M p h b M d F d r M . 88 d h M . h 1.8 d M d M t 1 d j M

i f m⁺M052dMrpmM.11 0.176MrpmM.11 M.13MphM dFdrMlt h8t c8M
1.FdjM

CHAPTER 2 GETTING STARTED

C

PapeMpecM f m⁺g052d7 f m⁺g052dMTr.o M.FdMpcM .h.N\$ dIl MpnM - yM hLdM
VpeMt vdMdlD.vd8NBdM f m⁺g052d7 f m⁺g052dMTr.o M.FdMpcM .h.N\$ dIl MpnM
I - yMdt ldNBdLl N\$ dNpmpk .hDMdo lOM

M

1. 4 s CdhmuCfarp

- * Tr.o MFDmM .h.NdIl MpnM ldM.l3M Nmpk dcNemrVMhlt rd8zM
- * The Socket 370 all-in-one ATX type motherboard pre-installed inside the slim size or Mini Desk Top case.
- * I - nyhrVMcM .ud8MTP 7 - nMMPbM.ldeMt c8Mudghlt rd8MpcM f m⁺g052dM
t h8MMPbM- nyhrVMcM- n7TP M .ud8MldcMt c8Mudghlt rd8MpcM f m⁺g052dM
- * q hdM2Mh1Mlt bMt ardMpcM S S Mh8MS gvq i M
I cdghlt rd8MhM dMrg hghdM NM pbdcapt c8zM
- * q hdMExMh1Mlt bMt ardMpcM S S Mcdghlt rd8MphM3dMrg hghdM NM
o pbdcapt c8zM
- * q hdM2Mh1Mlt bMt ardMpcMq i MmpcMudghlt rd8zM
- * q hdM2Mh1Mlt bMt ardMpcMq i MmpcMudghlt rd8zM
- * CPU and cooling fan with heat sink pre-install on the top of CPU. If you have order the system with CPU together.
- * 168 pins DIMM memory from 16MB up to 512MB, If you have order the system with main memory together.
- * q hdMhMLdk M lI M3.L3MhRe8.hD\$ dNpmpk .hDM
t zM i EM2zMLdk lN6MLlNpcM S S 7 S gvq i Mh8M c8Mhlt rt bphzM
azM i EM5MLdk lMMLlNpcM S S Mhlt rt bphzM
- * Uldc' lM t het nMlzM
- * I pk dcMpc8zM
- * - S gvq i M lI Npsk t cdM.c.vdcM

2. s au5tnbps apm ptn3Muj SGCap6a1SIapMnp6nps ap3SAal phatous M

The AC input voltage can be switch from 110 Volts to 230 Volts or from 230 Volts to 110 Volts. The AC input voltage convert switch is located on the backside of the power supply. Please double check whether the AC input voltage is matching at your country or not. If it

3. **BhoCGbnp ap O7 p1f SMsI r al ps aph hoav pAtos SMP O7 ptnhoCGr vM**
3dMI U MndNt hM dM bdcM hMdrM drdphNI CP MI U MpcM hMdrM Ug6U6KM
f- g CP MtpLI dN E72MI UYNB dMvt .rt ardMI U Mtpo NB dMecodhM t cl dN dM
- drdphMtpLI dN E72MI U M667U22UEE7227U27722Mh8M- g CP M I UM
6227U2766777227EE70227EE70667Mh8M dMML dntd8M pcdM. D8dC Mndd8M
- I UyM M M Mvt .rt ardMhNB dMecodM3ppldMpecMI U MndMh8Mndd8Mh8M
o t l dN dM pcdLye o mtdNt b h dMrdt l dMdsdM pM. lM t het rM pM M DdM q zOM
spcNB dM D8M I U Nje o mtdM d h dMrdt l dMripM t l dMecodNB dM pcdLBM I UM
mhM N8. cdLbphM dsdM dM dNB dM I UM htpNB dM I UM pLI dM rdt l dMripM
.hlt rM dMI U Mppr. h dM hM hNB dM pM dMI U M
4. **BhoCGbnp ap av SIF p B 0 p Sr MaphoCGr M**
You can install the 168 pins DIMM memory module into location
DIMM1 and DIMM2 on your motherboard. Since 168 pins DIMM
module is 64 bits wide, therefore 1 piece of DIMM module may
match a 64 bits system.
5. **BhoCGbnp ap C r p t5 pBmauahhC f v p**
Please refer to the step 8 of the Mini Desk Top PC system
installation at page No. 11 of this manual for detailed hard disk
installation.
6. **BhoCGbnp ap CS33 f p t5 pBmauahhC f v M**
I rdt l dMdsdM pNB dM dM M MNB dM .h. N d l l M p n M- M V l d o M h l t r t b p h M M
rt D d M p z M p M M. l M t h e t r M p M d t . r d 8 M S p m M. l l M h l t r t b p h M
I rdt l dMdsdM p M M D d M p z M p M M. l M t h e t r M p M d M p m M. l l M h l t r t b p h M M
b d N f. o N I F d M- M V l d o M h l t r t b p h M
7. **BhoCGbnp ap c id g 0 p r Itj a pBmauahhC f v p**
I rdt l dMdsdM pNB dM dM M2 M S B d M .h. N d l l M p n M- M V l d o M h l t r t b p h M M
rt D d M p z M p M M. l M t h e t r M p M d t . r d 8 M S g w q i . N c v d M h l t r t b p h M
I rdt l dMdsdM p M M D d M p z M U M p M M. l M t h e t r M p M d M r. o M S g w q i M
.hlt r t b p h M M d N f. o N I F d M- M h l t r t b p h M
8. **OGChapl a l a l p S p u s C 3 o a l p 6 S l p o s t h p C n M C G I S I p o s a p r a O G r p B g S p 0 g S p
SET7 O p**
9. **OGChapl a l a l p S p u s C 3 o a l p 7 p S n p 6 S C I r p 3 c p m G O p C o p 3 C h a p N S p 6 7 p S l p o s t h p
v C n M C G I S I p o s a p m G O p V G m p S l o A C l a p r I t j a l p C h r p 7 o t G f p t n h o C C G t S n p l S I p
A t n r S A h 9 5 / 9 8 / 2 0 0 0 p C n r p A t n r S A h N T w l**

10. **Chapd alalpoSpus C3aIp7pSnp6SClrpd TLp8139 p10/1000 63hp2Chp**
Eos alnaoCp3ChapNSw69pSlps thy CnMCSlps amaoASl5phSloA Clar Itj aIp
tnhoCCutSnpSlpAtnr SAh95/98/2000pChr pAtnr SAhNTvp
11. **BhoCCbnp apBg puClr hBmauahhCf vp**
3dMl f m⁺g052dMr.o M.FdMl- Mt lMlM7q MrpblMcdMh8N8dMl f m⁺g052dM
i .h.N8 dll MpnMl- Mt lMlM7q MrpblMcdMpcMpeNpMh llt mMhVM7q Mlt c8 lzM
I rdt ldlvdsclpNdmM9MsN8dM .h.N8 dll MpnMl- Mvlbdo Mh llt rt bphMlMl DdM
ApzMEpSN8. lM t het nspcN8dlt .rd8M7q Mlt c8Mh llt rt bphzM

Important Notes:

- * The 0 2BBi810apSGv pSteapO pAtChts t3pAtoS plpxpO BhtSolplthalpuClrpChp
hoChr Clr vp6Mpf SMpuCnpSlr alpos aplthalpuClrpAtoS pO BpSpBmp6Itr bap
hM3SlqplSlplpxpO BBSmpv txar plthalpuClrpAs tus pAtChts apC6GpSp hM3Slq
6Sos pO BChr pBSmpuClr vp
- *pTs ap0 2BBi810ap0 tntpc ah5pTS3pO pAtChts t3pAtoS p3pxpO BhtSolplthalp
uClrpChphoChr Clr p6Mpf SMpuCnpSlr alpos aplthalpuClrpAtoS pO BpSpBmp
6Itr baphM3SlqplSlp3pxpO BBSmpv txar plthalpuClrpAs tus pAtChts apC6GpSp
hM3Slq6Sos pO BChr pBSmpuClr vp

CHAPTER 3 SPECIFICATION

C

3.1 Motherboard specification

3dMpb3dapt c8MNI NMndMrg hghdMdl.Dhd8M.b3MCI MCPyMe8.pM
lpeh8Mh8M2722i amIMdk pcl M3.mle.r8ghzM
3dMprpk .hDMb3dlt .rd8Mlt becdIMb3dMpb3dapt c8zM

M

2 EmT7 d ES p

- 0 Sos al6SCI r pSIapSbtup

rhldrM6052d706052Mci - v MCct n3.LMh8M do pcVM phbprdcM UBjNM
rhldrM6025PPM7q M phbprM eaMn- v jMMw BM05E9- M2722i amIM
f P T MEb3dchbMM .haph8M 0E667v f MendcM7q M&Mdt r3Mt c8k t cdM
ldhlpzM
M

- S3aar M

66/100/133 MHz system speed (133MHz system speed
is only available when the motherboard use 82810e
chipset)

- Processor supports

- rhldrM drdcpMtpLl dbM72MI UMvMh8M Ug6U6KM- gl CP Mdhbeo MmM
- I UMvMEEi v FMe IMdqedhLVzM
- rhldrM drdcpM667U227UEE76227U27722M
- rhldrM- gl CP M227U276677227EE70227EE7066M
- PelpMddLhphMysMI UMprt DiM
M

- 0 Cnpv av Sifp

- I cpv.8dIMMS ni i MpLl dbIMp MemmpcME6i B7xi B760i B76U6i BM
TS wPi M do pcVM p8erdIMpME6i BM
- TempcbIMelpMddLhphMysM do pcVMndM
- TempcbIM- - pcMit c.bVphs.Dct hphM
- I - 5EEM6EEi v FjMpo nr.thbMS wPi Mhdct LdM
M

- BBg Sp

- B.Ldhld8M9 P wS Bnq TyMi M.blMBP Tv Mq i zM
- Bnq T7 3.mldMdeM.CddhMdeMv t c8M. ll Mbr.bVM
M

- **Bg pOSIp**
 - q hMpt c8M - nMe lM t lhcMEh3t hLd8MS EMhlcst LdMempcbIMMS EM 8dv.LdIM .bM6ML3t hhdryMempcbIM nq M p8dM MpM p8dM Mh8MBeIM o t lhcMS EN8 i P M p8dM Mh8M rtt N P 76M .bM t u.o eo Nt hlsdcM ct hlySM6i B7dLMk .bM6025PBM v jzM
 - q hMpt c8M pmmM .ll MphbprrdcMempcbIMzxi B M pmmM8c.vdMh8M BTg 562MZnl M dv.LdM
 - q hMpt c8MempcbIMk pM.DMndd8NUP w TM6- U2u6Mh8M erbgo p8dM nt ct rrdMpcbpM h8t c8yMh3t hLd8MI I Mh8M.DMndd8NI- I M p8dlzM
 - I T7M pe ldmcbM .bM pe ldm t l dgmehLhphzM
 - I T7M dVapt c8MpcM .bM dVapt c8M t l dgmehLhphzM
 - q hMpt c8MempcbMpcMvnehLhphzM
 - TempcbIMk pMh.vdcIt rMlc.t rMe lMUTBu6jM M
- **NaoASI5p**
 - Be.rhM BM5E9- M2722i amIM- nMPT NhbchdbMhMpt c8M .bMJg xUphhdLpMh8M t l dgmehNBP AMehLhphzM M
- **g n6SCrpVGmp**
 - rhhrMCi - v Me.r8ghMdt n3.LlMempcbMnMpM622MM622M6xa.blMbM 0U v ZM
 - rhldDt bd8M.DMscpo t hLdMh8M.DMetr.bMS 7ES MhDhdM
 - rhldDt bd8MtpDt o o t ardMxga.blMcdgJprpcMpi S P- M nMpME2M v FM mudrM pLl M
 - E6M.blM22i v FM lmr Vt L3dMe lM
 - TempcbM.cdLBNUM8.cdLBN6M Npsk t cdM I ECM nACM.c.vdcM
 - 9 .h8pk lMU907622M CP M.c.vdcIM .bMelpghlt rrt bphM
 - I pk dserMbr.bM .h8pk lMUyM .h8pk lM0yM .h8pk lM222Mh8M 9 .h8pk lM M
- **O pHaCGp SntoSIp**
 - ct LI MI UMh8M Vlulo Mlo ndct bc dyprtt Ddyst hNhd8M M
- **OSAAlpSG tnbp**
 - P - I nPI i Mpk dcm t ht Dlo dhbM
 - TempcbM lndh8Mwp i MchLhphMTEM p8djM
 - TempcbMTBM dVapt c8M pe ldm t l dgmepo MTEM p8dM
 - TempcbM lndh8M .ll MchLhphM lndh8MMP i MchLhphzM

- [illegible]

[illegible]

Desk Top PC Specifications:

1p 07: pTempcblMdrMUG6U6M- g CP Mdhbeo MnMI UMh8MdrdcphNWWWW

M M ~~MM~~hbrMdrdcphM667U227EE762276U2722M

~~XXXXXXXXXXXX~~ Help Middle English Modern Latin Import Database

2vmp s t3hao:phdrM6052d706052Mi - v M

BM5E9- M2722i amlf lhcM3dchdbM

M

xi B70i B756i B7E6i B76xi B7560i B7U6i BM

MM Tempcb Mch Mch Lhph Mch do pc Vch Mch Mch

M M I - M E E M E E i v E i M p o m r t h b M S w P i M h h c s t I d M

4mmBg n3SIcMTemmchVknM6- U2Vho nt hardVb3thId8MPw 1zM

Th h8t c8M p8dM B.g8.cdI bpht rVII I zM

M M ~~XXXXXXXXXXXX~~ pedigan f 102 Mfome

M M ~~XXXXXXXXXXXX~~ I I M9Mho nt hardM

M M po m r t h l i z M

M M Temmch1MT76M ne ldMhdost IdzM

M	M	Temmpeschn1701a pc rchrdast Exzvi
M	M	Temmpch1MT6MdVant c8Mhrlst IdM

M M Tempocin M Sct cd 8 MMS P y M I Try M mb ph t ri M

M M Tcmmppcchvmsa dclgms 1 jw 1 Tmwspnhtpht ij m

M

3 of SnC63 pto BBSmchSohy txar p

M M t z NMTP NtrphlzM

M M azMTP Mh8M- nMrbM

M M LzMTTP Mh8MM- nMtblzM

M M 844M- nMrb1zM

1 dVapt c8M 2U526MdVIM nAS q 9 TMU7076222M
 M M 1 dVapt c8M
 M M I T6MdVapt c8M phhdLlpczM
 M
 14mm0 SntoSI:MQMCPM phpMCPMprpcM ph.lpcMclDert cM
 5xQ5UQ57Q59"MCMPM phpMCPMprpcM ph.lpcM
 M M pcB- S M lmr V ph.lpczM
 M
 15mmBBg S:xi Bmt 13MEI wq i zM
 M M TempchlMBUCM MBP YmhLhphzM
 M
 16mmSauSnr pCn:plTdlph8M hMvt .rt ardMMLcdt ldM
 p p b3dMhdht rMclmpk MpcMldo Mppr.hDMpnbpht rjzM
 M
 17mmVISMp(S3αSnC)pps thlaCoMapAtG6apCj GtG6GpCloal pSir alw
 Tg4 .8dpMcpv.8dlnMdg4 .8dpMebM4 zM
 P4 g4 .8dpMcpv.8dlnMdg4 .8dpMebM4 zM
 M
 18mmOChaG Ltn5pM(S3αSnC)pps thlaCoMapAtG6apCj GtG6GpCloal p
 Sir alz
 3dMtdrMhl MchMpcMlnMcpv.8dlnM.Dht rM.Dht rMpcMf M
 B- S M ph.lpczM

C

4.1 MFIII⁺-810e Mini Desk Top PC system installation

3dMpprk.hdM3dM.h.Nd1lMpmM- NMldoM1lt rrt bphMcpLd8ecdMdmM
 lbdm3.L3M.rNd.8dMpeMpm1lt rrtM3dM.h.Nd1lMpmM- NMldoM1M eL3MIM
 dt 1.dczM

Soa3 1:p q m d h N B d M t l d e M m d c M p v d c z M

Sca32:p rh1lt rr.hDNb dNBt mldmpk dcNl emrV mV MLcdk MhN b dNMLcdk lzWl

Soc33:p rh1lt rr.hD8dmpk dcMk .hL3MVMcdk MhN8dMMLcdk 1zMM

Soa34:p rh1b rr.hDN6dNHLph8M hMVMILcdk MhN6dNMLcdk 1zM3dNHLph8M hMIM
rpLt b8Mldk ddhN6dN1 1dNcphN18dM hdrMh8N6dNcphbldFdrzM

Soa35:p rh llt rr.h dMB dM prprk .h dM t cbl M phMB dM cphbM dFdrM dspcdM h llt rrMB dM scphbM dFdrM h Np N dM t l dMM

IEC wd1dbMk .bL3M.b3M.cdzM

OEC_v S S N B S M.b3M.cdZM

SEC I pk dcNBS M.b3M.cdM

- CC Adbk pcl NES M.b3M.cdM

PKC I pk dcNk .hL3NBebphzM

Sca36:p rhlt rr.hDNb dncphbvdFdrMhlpNB dNlr 1dMVMl.cdk MhNB dNMl.cdk 1Mh8M
ne 13MhNB dMapvdM .cd1MlhdMVMymyMymyMymj 1Mh8NB dMhlp8Mf hNM .cdM
.hbNB dNlr 1dNM phhdLhbNB dM pb3dcapt c8Mh8NB dMpk dcNermVZW

Soa37:p rh llt rr.hDv8 dNglempcbhDact Ll dbyhN8 dmpk dcNt ldzM

Soa38:p rhlt rr.hDNBdMt c8M. ll M8c.vdyMdlDl lt cVZMpMhlt rrNBdMt c8M. ll M8c.vdyMrdr ldnprpk lNBdNdmldrpk OM

tZM wdo pvdINbM S S T S S T S gwq i Mc.vdIM pehhbDmct LI dMVM
ehllcdk Mbdk pNlcdk lZM

azM rhltlrM3dNbt c8M8.1l M8c.vdMphM3dMpk d1bMapho MpsM3dM
v S S T S S T S gwq i M8c.vdgo pehhbDMct Ll dhaVMlCdk MhM3dMM
lLcdk lM3dM3dM8dM

LrM - phhdLbN6dM2Mh1M S S M t Nt ardMhpN6dMt c8M.1l ymhM
LrpIdM6M - Mpk dcNphhdLpchsM6dMt c8M.1l Mc.vdM

8zM - phhdLbNBdMpk dcMt ardMpNBdMt c8M. ll zM3dMpk dcMt ardMM
phrVphdMt t Vd.cdLbphzM

dzM Pr.DhNBdM t c8M.1l M.c.vdMpl.hphMzLo Mlk t Vscpo NBdMscphbM

nt hdrMpl.bphMpsNBdMlt 1dM 3. INt .rrNd.8dMpeNpMhdMnNBdM
 3t c8M. II Nc.vdM.bNBdMcpbMdfDrzM
 szM rhlt rrNBdM S S T S S 7- S gwq i M pehbhDMct LI dbMVLcdk MhM
 b3dMNLcdk 1zM
Soa39:p rhlt rr.hDNBdMprmmM. II M.c.vdM.MdLd1lt cVzM pMhlt rrNBdMprmmM
 8. II Nc.vdM.Mrdt 1dMprpk 1NBdMhdMdrpk OM
 tzM rhldchhDNBdMprmmM. II M.c.vdMpo NBdMcpbMh8MpsNBdMlt 1dMVM
 lr.8dMhlpNBdMS S MpbMlt bphzM
 azM - phhdLbNBdMxMh1NIS S Mrt bMlt ardMhlpNBdMprmmM. II M.c.vdM
 mhMNP 1dMps - Mpk dcMphhdLpcMpsNBdMprmmM. II M.c.vdM
 LzM - phhdLbNBdMpk dcMlt ardMpsNBdMprmmM. II M.c.vdM 3dMpk dcM
 Lt ardMphrVphdMt VMLcdLphzM
 8zM Pr.DhNBdMprmmM. II M.c.vdM.NpMdMhdMnM.bNBdMcpbMdfDrM
 th8MLcdk MhNBdMNLcdk 1psNBdMS S NI8dMLcdk 1zM
Soa310:p rhlt rr.hDNBdMS gwq i M.c.vdM.MdLd1lt cVzM pMhlt rrNBdMS gwq i M
 8c.vdM.Mrdt 1dMprpk 1NBdMhdMdrpk OM
 tzM rhldchhDNBdMS gwq i M.c.vdMpo NBdMcpbMh8MpsNBdMlt 1dMVM
 lr.8dMhlpNBdMS gwq i MpbMlt bphzM
 azM - phhdLbNBdM2mh1M S gwq i Mrt bMlt ardMhlpNBdMS gwq i M
 8c.vdM.MhMNP 1dMps - Mpk dcMphhdLpcMpsNBdMS gwq i M
 8c.vdM
 LzM - phhdLbNBdMpk dcMlt ardMpsNBdMS gwq i M.c.vdM 3dMpk dcM
 Lt ardMphrVphdMt VMLcdLphzM
 8zM Pr.DhNBdMS gwq i M.c.vdM.NpMdMhdMnM.bNBdMcpbMdfDrM
 th8MLcdk MhNBdMNLcdk 1psNBdMS gwq i NI8dMLcdk 1zM
Soa311:p rhlt rr.hDNBdM I UMhVMhldchhDMbMhlpM3dM I UMlpLI dbMphM3dM
 o pb3dapt c8Mh8MdMlpccdlhMjeo ntcMdtbhDMrdt 1dMdsdcMpmM DdM
 Apz50MpsNB. 1M t het rMpcM8dt .rd8M I UMjeo ntcMhlt rt bphzMP stlcM
 s.h. 13NBdM I UMhlt rt bphyNBdhMhlt rrNBdM I UMppr.hDnt hMhNBdM
 bpmMIMI UzM
Soa312:p rhlt rr.hDNBdMni i M do pcVphNBdM pb3dapt c8zM
Soa313:p rhlt rr.hDNBdM pb3dapt c8MhlpNBdMlt 1dMVMlr.8dMhNBdM pb3dapt c8M
 3pc.Fphlt rrVMk .b3M3dMat 1dMpsM3dMLt 1dMehbrMrrM3dMLphhdLpcIM
 o t h3.hDNMnM.b3MprdlMpsNBdMlt LI Mrt hdrMpsNB. INt 1dyMrdt 1dM t l dM
 lecdNBt b3dM pb3dapt c8MLcdk MprdlMtpMlt rMMLcdk MprdljMrIpM
 o t h3.hDNMnM.b3Mlt 1dM pehbhDMprdlMpsNBdMlt 1dzMLcdk ghNBdMUM
 1Lcdk 1MpcNBdM pb3dapt c8Mh8MrIpMLcdk MhNBdM CP MphhdLpcyM
 nc.hdcMphhdLpcMh8M o dMpcMphhdLpcMLcdk 1zM

Soa314:p - phhdLbNBdMP NMPk dcMemrVMphhdLpclMhpNBdM pb3dapt c8M
 npk dcMphhdLpceM5yMrdt ldm t l dNecdNBdM cdLhphNBper8M dMpcdLbM

Soa315:p rh1lt rr.hDNBdM q i 5Mrt ardMdk ddhNBdM pb3dapt c8Mh8M Lt L Mrt hdrM
 psNBdM Lt ldzMh ldcchDNBdM Mnh1Mrt bM Lt ardMhpNBdM pb3dapt c8M
 LphhdLpceM- q i 5jyMnA5M cMk t Vcpo NBdNEITP MrpbMw. ldcNlt c8jM
 l.8dMh8M pehbhDNBdM b3dcM8dM sNB. 1Mrt ardMhNBdM q i 5MprdmM
 b3dM Lt Mrt hdrM sNBdM ldmVM Lcdk MhNBdM Lcdk lzM

Soa316:p rh1lt rr.hDNBdM q i 6Mrt ardMdk ddhNBdM pb3dapt c8Mh8M Lt L Mrt hdrM
 psNBdM Lt ldzMh ldcchDNBdM Mnh1Mrt bM Lt ardMhpNBdM pb3dapt c8M
 LphhdLpceM- q i 6jMnA5M cMk t Vcpo NBdNEITP MrpbMw. ldcNlt c8jM
 l.8dMh8M pehbhDNBdM b3dcM8dM sNB. 1Mrt ardMhNBdM q i 6MprdmM
 b3dM Lt Mrt hdrM sNBdM ldmVM Lcdk MhNBdM Lcdk lzM

Soa317:p rh1lt rr.hDNBdM Lt Mrt bM .h8pk M pehbhDNdct L dMVM Lcdk MhNBdM
 lLcdk lMhNBdM Lt Mrt hdrM sNBdM ldm

Soa318:p rh1lt rr.hDNBdM- n7TP M. ldcNlt c8MhpNBdM pb3dapt c8Mh8M Lt bphM
 J6Mh8M pehbhDNB. lM. ldcNlt c8MhNBdM mpcbhDNdct L dM sNBdM ldm
 aVM Lcdk MhNBdM Lcdk lM 3.L3M Lt b8MhNBdM mdcM pM8dM sNBdM
 w. ldcNlt c8zM

Soa319:p rh1lt rr.hDNM q Mrt c8lMhMpecM .h.M dM M pmM- yMNdLd1lt cVM 3dM
 i .h.M dM MpmM- Mrt lNBdM a.r.bM Mh1lt rM M q Mrt c8lM b3dcM- nMCM
 nTP MCMhVMpo a.ht bphzM 3dVM Lt hM dM b3dcM nTP MrpbM nCM nTP M
 lrpblM M- nMpbM nTP MrpbM M- nMpbM nTP- nMpbM nTP- nMpbM nTP- nMpbM nTP
 .h1lt rr.hVM q Nlt c8M lo mVM VM l .hDNBdM c8Mpc.Fphlt rVMh8M hldcM
 b3dM pr8M hDcM h1.8dNBdM ldcMlt c8yNBdhM Lcdk MhNBdM Lt c8M dlt rM
 mrt bMhNBdM Lt Mrt bM .h8pk lM pehbhDNdct L dM b3trVM

3GChapnSoa:p
 nTP MrpbM hVM vt .rt ardM MpeMrt vdM c8dcNBdM Vhdo M .b3M- nMpm
 nTP M c.8DdM mpcbM ldcMlt c8M 3.L3M .rM t lMEM- n7TP M .ud8zM
 q b3dck .ldyM .mM hVM t lMEM- nMpbM lM Nlt h8t c8zM

Soa320:p - phhdLbDNM rNBdM dLd1lt cVM Lt ardLzM 3dVM lper8M dNBdM prpk .hDM
 .hdo lOM

tzM - phhdLbNBdMpk dcMphhdLpceM sNBdM I UNlppr.hDM hM sNBdM
 o pb3dapt c8M M I Uf 5zM

azM - phhdLbNBdM cphbM dFdrMpk dcNBES Nlt ardMC cddhMh8M rt L M
 LprcljM M xMphhdLpceM sNBdM pb3dapt c8zM

LzM - phhdLbNBdM cphbM dFdrM S S MBES Mlt ardMwd8Mh8M rt L M
 LprcljM sNBdM 6MphhdLpceM sNBdM pb3dapt c8zM

8zM - phhdLbNBdM cphbM dFdrM dMk pcl MBES Mlt ardMq ct hDdMh8M

Brt LI MprcljMpsdMphhdLpcMI 6zM
 dzM - phhdLbINBdMcpbhdFdrMldbMk .hL3Nlt ardM9 3.hdMh8NBrt LI M
 LprcljMpsdM 7MphhdLpcMpsdMpb3dapt c8zM
Soa321:p - 3dLI MrrNBdMdLd1lt cVyeo mclMhNBdMpb3dapt c8zVhVMcphDMcM
 o .11.hDMrdt ldMtl dNBdMD3bMpcddLbphzMrdt ldMdsdMpmtdM p57M
 ~62MpsdM .lM t het rMpcNBdMpcddLbYe o mclNlthhDM
Soa322:p - rpldNBdMmclNlt ldMVMlLcdk MhNBdMMLcdk lMpsNBdMt LI MthdrMpsM
 b3dMt ldzM
Soa323:p UmMpk yMpeMt vdnMh.13d8NBdMVLdo Mhlt rt bphMpsNBdM .h.Md1l M
 bpmM- Mh8MpeMcdMlt 8VpMchMhNBdMpk dclMpmtdct hMpecmVldo zM
 v pndMvdcVb3.hDMlMchh.hDM drrMh8MpeMcdMdcVMt b lsVM .b3MpecM
 lVldo zMphDxt bert bph!!!M
Soa324:p rhlt rr.hDNBdMpsk t cdMc.vdcyMMDld1lt cVzMrdt ldMdsdMpnlt3t ntdcMM
 psNB .lM t het rMpcNBdMc.vdcIMhlt rt bphzM
Soa325:p rsMpeMhrrMt vdnMhVM.ss.LerMnpMhlt rrMpecMVldo yMrdt ldMphlerM
 VpecMlt rM .lM .aetpcMpcNBdMcpardo lNprv.hDM


4.2 MFII⁺-810e Slim Size PC System installation

3dM f m⁺g52dMlr.o M.FdM - MVLdo Mhlt rt bphMtrpLd8ecdMk .rrMdM
l.o .rtcMpMBdM f m⁺g52dM .h.MSdlI M pntM - zEuLdnbMBdMsprpk .hDM
8dv.LdIMdd8NbMNBdNhdLtrMtcdM

M
1wSGv p c id g 0 pnhCCotSnpp

3dMf.o MS gwq i Mdd8INpMhltmMbo t mMI- Mpt c8M 3.L3MphvdchM
b3dMS EMhdcst LdMpsN3dMf.o MS gwq i NpM8dMh8t c8MS EMhdcst LdM
psN3dM pb3dcapt c8Mlprpk .hDMN3dMrlI M.t Det o MpsN3.INphvdchdM
apt c8M

M



M

- J6M3.1MphhdLpcM1MpMphhdLbM3dM8.pM1drtNpM3dMpeh8M1c8M
- J5M3.1MphhdLpcM1MpMphhdLbM3dMpkdcMnmrVspcBdMr.oMSg
wqi zM
- -qA6M3.1MphhdLpcM1MpMphhdLbM3dMS EMhhdctLdMpM3dM
o pb3dcaptc8zM
- J15M3.1NjeomdcM1MpcM1lhd7lrvdMdrdlbM3dMr.oMSgwi zM
fpcM8.ssdcdhM1cth8MpsM3dMr.oM- Sgwi yM 3dMbtlhdM7lrvdM
ldrdLbphM1db3p8M1.ssdcdhM1M1MpeM1vdM3dL1M1.bM3dNemr.dcM
3pkMpMdbM3dMr.oMSgwi NpM3dMrtvdM8dv.LdzBdLteldM5MpeM
.h1lrrd8M3dM1c8M.1lM1.bM3dMr.oMSgwi MpD1b3dcM1.bM3dM
1to dM5EN1ardM3tbpM1vdM3dM3dMr.oMSgwi NpM3dMrtvdM
Lph8.bphzM

- 3ppldMpecMr.o M S gwq i Mdh8dcMh8MdbM3dMr.o M S gwq i MpM3dM
 lrt vdMph8.bphzMphhdLbLMrM3dMardlMpM5M6Mh8Mq A6MphhdLpclzM
 M
Soa31phlt rr.hDM3dMr.o M S gwq i M pehhbDMct Ll dbMVMlLcdk MhM
 b3dMMLcdk lypMhM3dM S S 7 S S 7 S gwq i Mpr8.hDMct Ll dbzM
Soa32phLcdk MhM3dM6M 6MLcdk lMdlk ddhM3dMr.o M S gwq i M
 o pehhbDMct Ll dbMh8M3dMphvdchMpt c8zM

M


2. 3p1/2”pS33fprI tj alpmhoCCotSnp

pMhlt rrM3dM7Q4pmmM8c.vdyMrdt ldmMdo pvdM3dMscphbMdfdrMsm
 b3dM4pmmM8c.vdMdspeMhldcbhDMhM.8dM3dMlt ldyM3dM4pmmM8c.vdM
 l3per8MdnerrVMldcb8Mh8MhdMmM.b3M3dMscphbMdfdrM3dMlt ldyM
 3dMscphbMdfdrM.rrMlt vdM3dMphL3MphbM3dMpmmM8c.vdyMrdt ldm
 ne l3M3dMpmmM1.8dM3dMphL3McdLbM3dMscphbMdfdrM

CCCC T

CHAPTER 5 Motherboard diagram and jumper setting

Table of contents



Mmo flex Sm/ / InDls Dkro Tp PCmpSrsSttingr

r

; EMLNUP+8 1 0eAGEC

; -2NS+58 C

CCCCC2-LN8 CCC

C

2EM2; NCMEG YMEC

; -2NCYRXC

2-LNNe E0(DPfUlt)C

C

LEM7NH1 Se C01 CUE1 RNe E0CMUC

C

; -2C	SC	1 C	1 C	1 C
L-4C	1 C	SC	SC	1 C
5-6C	1 C	SC	1 C	1 C
7-8C	SC	1 C	1 C	1 C
CMUC0UC	AUe 1 C	66MHzC	; 00MHzC	; LLMHzC

C

CCM7NH1 Se C01 CUE1 RYRXC

C

; -2C	SC	SC	SC
L-4C	SC	SC	SC
5-6C	SC	1 C	SC
7-8C	SC	SC	SC
CMUC0UC	66MHzC	; 00MHzC	; LLMHzC

Note:

Manufacturer default set JP17 to auto, it will automatically detect any speed of Intel CPU either Celeron CPU or Pentium III CPU.

C
 LECM20C8 H1 8 1 0e AGE C
 ; -2NLE458 C
 L-4NLE8 C
 4EW; C8 8 -1 Ue 6 YME C
 1 FFCNA0 C
 1 NNNNe SCC
 5ECM5N0ANC1 Ne R1 00ERC
 1 NNNENA+0E0ANC
 CCCCC FFCNDISA+0E0ANC
 6ECM9NRe C8 1 0e AGE C
 ; -2NDEFAU0e C
 CCCCC-LNC0EARCM1 SC
 7EW6NSUSMEND0EDC
 8EW2NHDD0EDC
 9EW5NM WERG Ue e 1 NC
 ; 0E W4NM WER0EDC
 ; ; E W7NRESEe C
 ; 2E W8NMCMEAUERC
 ; LE WLNCF+01 CUC
 ; 4E W1 0; NWAUECM1 N0ANC1 NNECe 1 RC
 ; 5E 8NANAS1 NICCDNC
 ; 6E 7NS1 NYCDNC1 NNECe 1 RC
 ; 7E M2N0AN0EDC
 ; 8E C1 N; NUS+M Re &0ANR 45C1 NNECe 1 RC
 ; 9E 8 GA; N8 GACRe C1 NNECe 1 RC
 20E MRe ; NNRINe ERC1 NNECe 1 RC
 2; E C1 M; FC1 M2NSERIA0M Re C1 NNECe 1 RC
 22E CN; NS-8 IDE1 F1 R8 8 -1 Ue C1 NNECe 1 RC
 2LE CN2NA-8 IDE1 F1 R8 8 -1 Ue C1 NNECe 1 RC
 24E U+; NMS2UEY+1 ARD&M1 USEC1 NNECe 1 RC
 25E LNMICNC1 NNECe 1 RC
 26E 2N0IN-IN C1 NNEXe 1 RC

27E 400IN-Q Ue C1 NNECe 1 RC
 28E GAME; 0GAME0 ARE C1 NNECe 1 RC
 29E IDE; 00RIMARY0DEC C1 NNECe 1 RC
 L0E IDE20SEC1 NDARY0DEC C1 NNECe 1 RC
 L; E FDD0F01 MY0DISUC C1 NNECe 1 RC
 L2E CMUF; 0CMU0FANC C1 NNECe 1 RC
 LLE CHAF; 0SYSe EM0FANC C1 NNECe 1 RC
 L4E +e; 0CM1 SG Ae e RYC
 L5E U200ANG 1 1 e 0R1 M0EMR1 M)0S1 CUEe C

T

Chapter 6

AWARD BIOS SETUP

Once you enter the AwardBIOS™ CMOS Setup Utility, the Main Menu will appear on the screen. The Main Menu allows you to select from several setup functions and two exit choices. Use the arrow keys to select among the items and press <Enter> to accept and enter the sub-menu.

CMOS Setup Utility - Copyright (C) 1984-2000 Award SOFTWARE

Standard CMOS Features	Frequency/Voltage Control
Advanced BIOS Features	Load Fail-Safe Defaults
Advanced Chipset Features	Load Optimized Defaults
Integrated Peripherals	Set Supervisor Password
Power Management Setup	Set User Password
PnP/PCI Configurations	Save & Exit Setup
PC Health Status	Exit Without Saving
↑↓←→ Standard CMOS Features	
210pSCJ ap& pExtqSaoM mmmmm	
Ttv alp CoalHClr p th5pTf3a....	

Figure 6-1

Note that a brief description of each highlighted selection appears at the bottom of the screen.

- ◆ **Setup Items:** The main menu includes the following main setup categories. Recall that some systems may not include all entries.

- ♦ **Standard CMOS Features:** Use this menu for basic system configuration. See Section 6-1 for the details.
- ♦ **Advanced BIOS Features:** Use this menu to set the Advanced Features available on your system. See Section 6-2 for the details.
- ♦ **Advanced Chipset Features:** Use this menu to change the values in the chipset registers and optimize your system's performance. See section 6-3 for the details.
- ♦ **Integrated Peripherals:** Use this menu to specify your settings for integrated peripherals. See section 6-4 for the details.
- ♦ **Power Management Setup:** Use this menu to specify your settings for power management. See section 6-5 for the details.
- ♦ **PnP / PCI Configuration:** This entry appears if your system supports PnP / PCI. See section 6-6 for the details.
- ♦ **PC Health Status:** Use this menu to show the temperature, FAN Speed, Voltage of the PC Health. See section 6-7 for detail.
- ♦ **Frequency/Voltage Control:** Use this menu to specify your settings for frequency/voltage control. See section 6-8 for the details.
- ♦ **Load Optimized Defaults:** Use this menu to load the Optimized default values for the higher performance for your system to operate. See section 6-9 for the details.
- ♦ **Load Fail-safe Defaults:** Use this menu to load the BIOS default values that are factory settings for normal/stable performance system operations. While Award has designed the custom BIOS to normal/stable performance, the factory has the right to change these defaults to meet their needs. See section 6-9 for the details.
- ♦ **Supervisor / User Password:** Use this menu to set User and Supervisor Passwords. See section 6-10 for the details.
- ♦ **Save & Exit Setup:** Save CMOS value changes to CMOS and exit setup. See section 6-11 for the details.
- ♦ **Exit Without Save:** Abandon all CMOS value changes and exit setup. See section 6-11 for the details.

6.1 STANDARD CMOS SETUP

The items in Standard CMOS Setup Menu are divided into 10 categories. Each category includes no, one or more than one setup items. Use the arrow keys to highlight the item and then use the <PgUp> or <PgDn> keys to select the value you want in each item.

Standard CMOS Features		
Date:	Mon, Feb 8 1999	Item Help
Time:	16:19:20	
➤ IDE Primary Master	2557 MB	Menu Level ➤ Change the day, month, year and century
➤ IDE Primary Slave	None	
➤ IDE Secondary Master	None	
➤ IDE Secondary Slave	None	
Drive A	1.44M, 3.5in.	
Drive B	None	
Video	EGA/VGA	
Halt On	All Errors	
Based Memory	640K	
Extended Memory	64512K	
Total Memory	65536K	
↑↓←→0 S j apEncaI:SaGuopp+/i/O7 /Oc :pVCMp2 10:SG j apES :pExtopp 2 1:GanaI CQH aGpp mmm2 5:Olaj tSMpV C3 1 hmp2 6:g 3 dv Cg a1CMG mmm2 7:SoChr Cl r p a1CMGp		

Figure 6-2

Item	Options	Description
Date	Month DD YYYY	Set the system date. Note that the 'Day' automatically changes when you set the date
Time	HH : MM : SS	Set the system time
IDE Primary Master	Options are in its sub menu (described in Table 3)	Press <Enter> to enter the sub menu of detailed options
IDE Primary Slave	Options are in its sub menu (described in Table 3)	Press <Enter> to enter the sub menu of detailed options
IDE Secondary Master	Options are in its sub menu (described in Table 3)	Press <Enter> to enter the sub menu of detailed options
IDE Secondary Slave	Options are in its sub menu (described in Table 3)	Press <Enter> to enter the sub menu of detailed options
Drive A Drive B	None 360K, 5.25 in 1.2M, 5.25 in 720K, 3.5 in 1.44M, 3.5 in 2.88M, 3.5 in	Select the type of floppy disk drive installed in your system

Video	EGA/VGA CGA 40 CGA 80 MONO	Select the default video device
Halt On	All Errors No Errors All, but Keyboard All, but Diskette All, but Disk/Key	Select the situation in which you want the BIOS to stop the POST process and notify you
Base Memory	N/A	Displays the amount of conventional memory detected during boot up
Extended Memory	N/A	Displays the amount of extended memory detected during boot up
Total Memory	N/A	Displays the total memory available in the system

- ♦ **IDE Adapters:** The IDE adapters control the hard disk drive. Use a separate sub menu to configure each hard disk drive.

M

M

M

M

M

M

f.DcdM65NBpk INdMS EMc.o t cM t lhcNeaM dhezM

- i q TndemM hr.bMMpmVc.DbN090xg6222M k t c8Mpsk t cdM
nS EMc.o t cM t lhcM

IDE HDD Auto-Detection Press Enter		Item Help
IDE Primary Master Access Mode	Auto Auto	Menu Level ➤➤ To auto-detect the HDD's size, head... on this channel
Capacity	2557MB	
Cylinder	4956	
Head	16	
Precomp	0	
Landing Zone	4955	
Sector	63	
↑↓←→i pvdM hlcM drcLhWt/g1 U7 S OM t redM152Ct vdMWT- OAu.bMM f 5C dhct rM dmM M M M M M UO cdv.pe lM t red1M M6:Optimal defaults F7:Standard Defaults M		

2 tbMap6i2i1pB EpO tv Cf p0 ChaihMpv anMp

Use the legend keys to navigate through this menu and exit to the main menu.

Use Table 6-1 to configure the hard disk.

C

Item	Options	Description
IDE HDD Auto-detection	Press Enter	Press Enter to auto-detect the HDD on this channel. If detection is successful, it fills the remaining fields on this menu.
IDE Primary Master	None Auto Manual	Selecting 'manual' lets you set the remaining fields on this screen. Selects the type of fixed disk. "User Type" will let you select the number of cylinders, heads, etc. Note: RECOMP=65535 means NONE !
Capacity	Auto Display your disk drive size	Disk drive capacity (Approximated). Note that this size is usually slightly greater than the size of a formatted disk given by a disk checking program.
Access Mode	Normal LBA Large Auto	Choose the access mode for this hard disk
The following options are selectable only if the 'IDE Primary Master' item is set to 'Manual'		
Cylinder	Min = 0 Max = 65535	Set the number of cylinders for this hard disk.
Head	Min = 0 Max = 255	Set the number of read/write heads
Precomp	Min = 0 Max = 65535	**** Warning: Setting a value of 65535 means no hard disk

Landing zone	Min = 0 Max = 65535	****
Sector	Min = 0 Max = 255	Number of sectors per track

TC601pHCrp15paGutSnlp

C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C

6.2 BIOS FEATURES SETUP

This section allows you to configure your system for basic operation. You have the opportunity to select the system's default speed, boot-up sequence, keyboard operation, shadowing and security.

CMOS Setup Utility – Copyright © 1984 – 2000 Award Software Advanced BIOS Features

Virus Warning	Enabled	Item Help
CPU Internal Cache	Enabled	
External Cache	Enabled	
CPU L2 Cache ECC Checking	Enabled	Menu Level ➤
Quick Power On Self Test	Disabled	
First Boot device	Floppy	Allows you to choose
Second Boot device	HDD-0	the VIRUS warning
Third Boot device	Floppy	feature for IDE Hard
Boot other device	Disabled	Disk boot sector
Swap Floppy Drive	Disabled	protection. If this
Boot Up Floppy Seek	Disabled	function is enabled and
Boot Up NumLock Status	Off	someone attempt to
Gate A20 Option	Normal	write data into this area,
Typematic Rate Setting	Disabled	BIOS will show a
Typematic Rate (Chars/Sec)	6	warning message on
Typematic Delay (Msec)	250	screen and alarm beep
Security Option	Setup	
OS Select For DRAM > 64MB	Non-OS2	
Report NO FDD For Win 95	No	

- ♦ **Virus Warning:** Allows you to choose the VIRUS Warning feature for IDE Hard Disk boot sector protection. If this function is enabled and someone attempt to write data into this area, BIOS will show a warning message on screen and alarm beep.

Enabled	Activates automatically when the system boots up causing a warning message to appear when anything attempts to access the boot sector or hard disk partition table.
Disabled	No warning message will appear when anything attempts to access the boot sector or hard disk partition table.

- ♦ **CPU Internal Cache/External Cache:** These two categories speed up memory access. However, it depends on CPU/chipset design.

- ♦ **CPU L2 Cache:** This item allows you to enable/disable CPU L2

Cache ECC checking.

3dMBp.Ld0Mht ard8yM. It ard8zM

- ♦ **Quick Power On Self Test:** This category speeds up Power On Self Test (POST) after you power up the computer. If it is set to Enable, BIOS will shorten or skip some check items during POST.

Enabled	Enable quick POST
Disabled	Normal POST

- ♦ **2nd/3rd/4th/5th/6th/7th/8th/9th/10th/11th/12th/13th/14th/15th/16th/17th/18th/19th/20th/21st/22nd/23rd/24th/25th/26th/27th/28th/29th/30th/31st/32nd/33rd/34th/35th/36th/37th/38th/39th/40th/41st/42nd/43rd/44th/45th/46th/47th/48th/49th/50th/51st/52nd/53rd/54th/55th/56th/57th/58th/59th/60th/61st/62nd/63rd/64th/65th/66th/67th/68th/69th/70th/71st/72nd/73rd/74th/75th/76th/77th/78th/79th/80th/81st/82nd/83rd/84th/85th/86th/87th/88th/89th/90th/91st/92nd/93rd/94th/95th/96th/97th/98th/99th/100th/101st/102nd/103rd/104th/105th/106th/107th/108th/109th/110th/111st/112nd/113rd/114th/115th/116th/117th/118th/119th/120th/121st/122nd/123rd/124th/125th/126th/127th/128th/129th/130th/131st/132nd/133rd/134th/135th/136th/137th/138th/139th/140th/141st/142nd/143rd/144th/145th/146th/147th/148th/149th/150th/151st/152nd/153rd/154th/155th/156th/157th/158th/159th/160th/161st/162nd/163rd/164th/165th/166th/167th/168th/169th/170th/171st/172nd/173rd/174th/175th/176th/177th/178th/179th/180th/181st/182nd/183rd/184th/185th/186th/187th/188th/189th/190th/191st/192nd/193rd/194th/195th/196th/197th/198th/199th/200th/201st/202nd/203rd/204th/205th/206th/207th/208th/209th/210th/211st/212nd/213rd/214th/215th/216th/217th/218th/219th/220th/221st/222nd/223rd/224th/225th/226th/227th/228th/229th/230th/231st/232nd/233rd/234th/235th/236th/237th/238th/239th/240th/241st/242nd/243rd/244th/245th/246th/247th/248th/249th/250th/251st/252nd/253rd/254th/255th/256th/257th/258th/259th/260th/261st/262nd/263rd/264th/265th/266th/267th/268th/269th/270th/271st/272nd/273rd/274th/275th/276th/277th/278th/279th/280th/281st/282nd/283rd/284th/285th/286th/287th/288th/289th/290th/291st/292nd/293rd/294th/295th/296th/297th/298th/299th/300th/301st/302nd/303rd/304th/305th/306th/307th/308th/309th/310th/311st/312nd/313rd/314th/315th/316th/317th/318th/319th/320th/321st/322nd/323rd/324th/325th/326th/327th/328th/329th/330th/331st/332nd/333rd/334th/335th/336th/337th/338th/339th/340th/341st/342nd/343rd/344th/345th/346th/347th/348th/349th/350th/351st/352nd/353rd/354th/355th/356th/357th/358th/359th/360th/361st/362nd/363rd/364th/365th/366th/367th/368th/369th/370th/371st/372nd/373rd/374th/375th/376th/377th/378th/379th/380th/381st/382nd/383rd/384th/385th/386th/387th/388th/389th/390th/391st/392nd/393rd/394th/395th/396th/397th/398th/399th/400th/401st/402nd/403rd/404th/405th/406th/407th/408th/409th/410th/411st/412nd/413rd/414th/415th/416th/417th/418th/419th/420th/421st/422nd/423rd/424th/425th/426th/427th/428th/429th/430th/431st/432nd/433rd/434th/435th/436th/437th/438th/439th/440th/441st/442nd/443rd/444th/445th/446th/447th/448th/449th/450th/451st/452nd/453rd/454th/455th/456th/457th/458th/459th/460th/461st/462nd/463rd/464th/465th/466th/467th/468th/469th/470th/471st/472nd/473rd/474th/475th/476th/477th/478th/479th/480th/481st/482nd/483rd/484th/485th/486th/487th/488th/489th/490th/491st/492nd/493rd/494th/495th/496th/497th/498th/499th/500th/501st/502nd/503rd/504th/505th/506th/507th/508th/509th/510th/511st/512nd/513rd/514th/515th/516th/517th/518th/519th/520th/521st/522nd/523rd/524th/525th/526th/527th/528th/529th/530th/531st/532nd/533rd/534th/535th/536th/537th/538th/539th/540th/541st/542nd/543rd/544th/545th/546th/547th/548th/549th/550th/551st/552nd/553rd/554th/555th/556th/557th/558th/559th/560th/561st/562nd/563rd/564th/565th/566th/567th/568th/569th/570th/571st/572nd/573rd/574th/575th/576th/577th/578th/579th/580th/581st/582nd/583rd/584th/585th/586th/587th/588th/589th/590th/591st/592nd/593rd/594th/595th/596th/597th/598th/599th/600th/601st/602nd/603rd/604th/605th/606th/607th/608th/609th/610th/611st/612nd/613rd/614th/615th/616th/617th/618th/619th/620th/621st/622nd/623rd/624th/625th/626th/627th/628th/629th/630th/631st/632nd/633rd/634th/635th/636th/637th/638th/639th/640th/641st/642nd/643rd/644th/645th/646th/647th/648th/649th/650th/651st/652nd/653rd/654th/655th/656th/657th/658th/659th/660th/661st/662nd/663rd/664th/665th/666th/667th/668th/669th/670th/671st/672nd/673rd/674th/675th/676th/677th/678th/679th/680th/681st/682nd/683rd/684th/685th/686th/687th/688th/689th/690th/691st/692nd/693rd/694th/695th/696th/697th/698th/699th/700th/701st/702nd/703rd/704th/705th/706th/707th/708th/709th/710th/711st/712nd/713rd/714th/715th/716th/717th/718th/719th/720th/721st/722nd/723rd/724th/725th/726th/727th/728th/729th/730th/731st/732nd/733rd/734th/735th/736th/737th/738th/739th/740th/741st/742nd/743rd/744th/745th/746th/747th/748th/749th/750th/751st/752nd/753rd/754th/755th/756th/757th/758th/759th/760th/761st/762nd/763rd/764th/765th/766th/767th/768th/769th/770th/771st/772nd/773rd/774th/775th/776th/777th/778th/779th/780th/781st/782nd/783rd/784th/785th/786th/787th/788th/789th/790th/791st/792nd/793rd/794th/795th/796th/797th/798th/799th/800th/801st/802nd/803rd/804th/805th/806th/807th/808th/809th/810th/811st/812nd/813rd/814th/815th/816th/817th/818th/819th/820th/821st/822nd/823rd/824th/825th/826th/827th/828th/829th/830th/831st/832nd/833rd/834th/835th/836th/837th/838th/839th/840th/841st/842nd/843rd/844th/845th/846th/847th/848th/849th/850th/851st/852nd/853rd/854th/855th/856th/857th/858th/859th/860th/861st/862nd/863rd/864th/865th/866th/867th/868th/869th/870th/871st/872nd/873rd/874th/875th/876th/877th/878th/879th/880th/881st/882nd/883rd/884th/885th/886th/887th/888th/889th/890th/891st/892nd/893rd/894th/895th/896th/897th/898th/899th/900th/901st/902nd/903rd/904th/905th/906th/907th/908th/909th/910th/911st/912nd/913rd/914th/915th/916th/917th/918th/919th/920th/921st/922nd/923rd/924th/925th/926th/927th/928th/929th/930th/931st/932nd/933rd/934th/935th/936th/937th/938th/939th/940th/941st/942nd/943rd/944th/945th/946th/947th/948th/949th/950th/951st/952nd/953rd/954th/955th/956th/957th/958th/959th/960th/961st/962nd/963rd/964th/965th/966th/967th/968th/969th/970th/971st/972nd/973rd/974th/975th/976th/977th/978th/979th/980th/981st/982nd/983rd/984th/985th/986th/987th/988th/989th/990th/991st/992nd/993rd/994th/995th/996th/997th/998th/999th/1000th/1001st/1002nd/1003rd/1004th/1005th/1006th/1007th/1008th/1009th/1010th/1011st/1012nd/1013rd/1014th/1015th/1016th/1017th/1018th/1019th/1020th/1021st/1022nd/1023rd/1024th/1025th/1026th/1027th/1028th/1029th/1030th/1031st/1032nd/1033rd/1034th/1035th/1036th/1037th/1038th/1039th/1040th/1041st/1042nd/1043rd/1044th/1045th/1046th/1047th/1048th/1049th/1050th/1051st/1052nd/1053rd/1054th/1055th/1056th/1057th/1058th/1059th/1060th/1061st/1062nd/1063rd/1064th/1065th/1066th/1067th/1068th/1069th/1070th/1071st/1072nd/1073rd/1074th/1075th/1076th/1077th/1078th/1079th/1080th/1081st/1082nd/1083rd/1084th/1085th/1086th/1087th/1088th/1089th/1090th/1091st/1092nd/1093rd/1094th/1095th/1096th/1097th/1098th/1099th/1100th/1101st/1102nd/1103rd/1104th/1105th/1106th/1107th/1108th/1109th/1110th/1111st/1112nd/1113rd/1114th/1115th/1116th/1117th/1118th/1119th/1120th/1121st/1122nd/1123rd/1124th/1125th/1126th/1127th/1128th/1129th/1130th/1131st/1132nd/1133rd/1134th/1135th/1136th/1137th/1138th/1139th/1140th/1141st/1142nd/1143rd/1144th/1145th/1146th/1147th/1148th/1149th/1150th/1151st/1152nd/1153rd/1154th/1155th/1156th/1157th/1158th/1159th/1160th/1161st/1162nd/1163rd/1164th/1165th/1166th/1167th/1168th/1169th/1170th/1171st/1172nd/1173rd/1174th/1175th/1176th/1177th/1178th/1179th/1180th/1181st/1182nd/1183rd/1184th/1185th/1186th/1187th/1188th/1189th/1190th/1191st/1192nd/1193rd/1194th/1195th/1196th/1197th/1198th/1199th/1200th/1201st/1202nd/1203rd/1204th/1205th/1206th/1207th/1208th/1209th/1210th/1211st/1212nd/1213rd/1214th/1215th/1216th/1217th/1218th/1219th/1220th/1221st/1222nd/1223rd/1224th/1225th/1226th/1227th/1228th/1229th/1230th/1231st/1232nd/1233rd/1234th/1235th/1236th/1237th/1238th/1239th/1240th/1241st/1242nd/1243rd/1244th/1245th/1246th/1247th/1248th/1249th/1250th/1251st/1252nd/1253rd/1254th/1255th/1256th/1257th/1258th/1259th/1260th/1261st/1262nd/1263rd/1264th/1265th/1266th/1267th/1268th/1269th/1270th/1271st/1272nd/1273rd/1274th/1275th/1276th/1277th/1278th/1279th/1280th/1281st/1282nd/1283rd/1284th/1285th/1286th/1287th/1288th/1289th/1290th/1291st/1292nd/1293rd/1294th/1295th/1296th/1297th/1298th/1299th/1300th/1301st/1302nd/1303rd/1304th/1305th/1306th/1307th/1308th/1309th/1310th/1311st/1312nd/1313rd/1314th/1315th/1316th/1317th/1318th/1319th/1320th/1321st/1322nd/1323rd/1324th/1325th/1326th/1327th/1328th/1329th/1330th/1331st/1332nd/1333rd/1334th/1335th/1336th/1337th/1338th/1339th/1340th/1341st/1342nd/1343rd/1344th/1345th/1346th/1347th/1348th/1349th/1350th/1351st/1352nd/1353rd/1354th/1355th/1356th/1357th/1358th/1359th/1360th/1361st/1362nd/1363rd/1364th/1365th/1366th/1367th/1368th/1369th/1370th/1371st/1372nd/1373rd/1374th/1375th/1376th/1377th/1378th/1379th/1380th/1381st/1382nd/1383rd/1384th/1385th/1386th/1387th/1388th/1389th/1390th/1391st/1392nd/1393rd/1394th/1395th/1396th/1397th/1398th/1399th/1400th/1401st/1402nd/1403rd/1404th/1405th/1406th/1407th/1408th/1409th/1410th/1411st/1412nd/1413rd/1414th/1415th/1416th/1417th/1418th/1419th/1420th/1421st/1422nd/1423rd/1424th/1425th/1426th/1427th/1428th/1429th/1430th/1431st/1432nd/1433rd/1434th/1435th/1436th/1437th/1438th/1439th/1440th/1441st/1442nd/1443rd/1444th/1445th/1446th/1447th/1448th/1449th/1450th/1451st/1452nd/1453rd/1454th/1455th/1456th/1457th/1458th/1459th/1460th/1461st/1462nd/1463rd/1464th/1465th/1466th/1467th/1468th/1469th/1470th/1471st/1472nd/1473rd/1474th/1475th/1476th/1477th/1478th/1479th/1480th/1481st/1482nd/1483rd/1484th/1485th/1486th/1487th/1488th/1489th/1490th/1491st/1492nd/1493rd/1494th/1495th/1496th/1497th/1498th/1499th/1500th/1501st/1502nd/1503rd/1504th/1505th/1506th/1507th/1508th/1509th/1510th/1511st/1512nd/1513rd/1514th/1515th/1516th/1517th/1518th/1519th/1520th/1521st/1522nd/1523rd/1524th/1525th/1526th/1527th/1528th/1529th/1530th/1531st/1532nd/1533rd/1534th/1535th/1536th/1537th/1538th/1539th/1540th/1541st/1542nd/1543rd/1544th/1545th/1546th/1547th/1548th/1549th/1550th/1551st/1552nd/1553rd/1554th/1555th/1556th/1557th/1558th/1559th/1560th/1561st/1562nd/1563rd/1564th/1565th/1566th/1567th/1568th/1569th/1570th/1571st/1572nd/1573rd/1574th/1575th/1576th/1577th/1578th/1579th/1580th/1581st/1582nd/1583rd/1584th/1585th/1586th/1587th/1588th/1589th/1590th/1591st/1592nd/1593rd/1594th/1595th/1596th/1597th/1598th/1599th/1600th/1601st/1602nd/1603rd/1604th/1605th/1606th/1607th/1608th/1609th/1610th/1611st/1612nd/1613rd/1614th/1615th/1616th/1617th/1618th/1619th/1620th/1621st/1622nd/1623rd/1624th/1625th/1626th/1627th/1628th/1629th/1630th/1631st/1632nd/1633rd/1634th/1635th/1636th/1637th/1638th/1639th/1640th/1641st/1642nd/1643rd/1644th/1645th/1646th/1647th/1648th/1649th/1650th/1651st/1652nd/1653rd/1654th/1655th/1656th/1657th/1658th/1659th/1660th/1661st/1662nd/1663rd/1664th/1665th/1666th/1667th/1668th/1669th/1670th/1671st/1672nd/1673rd/1674th/1675th/1676th/1677th/1678th/1679th/1680th/1681st/1682nd/1683rd/1684th/1685th/1686th/1687th/1688th/1689th/1690th/1691st/1692nd/1693rd/1694th/1695th/1696th/1697th/1698th/1699th/1700th/1701st/1702nd/1703rd/1704th/1705th/1706th/1707th/1708th/1709th/1710th/1711st/1712nd/1713rd/1714th/1715th/1716th/1717th/1718th/1719th/1720th/1721st/1722nd/1723rd/1724th/1725th/1726th/1727th/1728th/1729th/1730th/1731st/1732nd/1733rd/1734th/1735th/1736th/1737th/1738th/1739th/1740th/1741st/1742nd/1743rd/1744th/1745th/1746th/1747th/1748th/1749th/1750th/1751st/1752nd/1753rd/1754th/1755th/1756th/1757th/1758th/1759th/1760th/1761st/1762nd/1763rd/1764th/1765th/1766th/1767th/1768th/1769th/1770th/1771st/1772nd/1773rd/1774th/1775th/1776th/1777th/1778th/1779th/1780th/1781st/1782nd/1783rd/1784th/1785th/1786th/1787th/1788th/1789th/1790th/1791st/1792nd/1793rd/1794th/1795th/1796th/1797th/1798th/1799th/1800th/1801st/1802nd/1803rd/1804th/1805th/1806th/1807th/1808th/1809th/1810th/1811st/1812nd/1813rd/1814th/1815th/1816th/1817th/1818th/1819th/1820th/1821st/1822nd/1823rd/1824th/1825th/1826th/1827th/1828th/1829th/1830th/1831st/1832nd/1833rd/1834th/1835th/1836th/1837th/1838th/1839th/1840th/1841st/1842nd/1843rd/1844th/1845th/1846th/1847th/1848th/1849th/1850th/1851st/1852nd/1853rd/1854th/1855th/1856th/1857th/1858th/1859th/1860th/1861st/1862nd/1863rd/1864th/1865th/1866th/1867th/1868th/1869th/1870th/1871st/1872nd/1873rd/1874th/1875th/1876th/1877th/1878th/1879th/1880th/1881st/1882nd/1883rd/1884th/1885th/1886th/1887th/1888th/1889th/1890th/1891st/1892nd/1893rd/1894th/1895th/1896th/1897th/1898th/1899th/1900th/1901st/1902nd/1903rd/1904th/1905th/1906th/1907th/1908th/1909th/1910th/1911st/1912nd/1913rd/1914th/1915th/1916th/1917th/1918th/1919th/1920th/1921st/1922nd/1923rd/1924th/1925th/1926th/1927th/1928th/1929th/1930th/1931st/1932nd/1933rd/1934th/1935th/1936th/1937th/1938th/1939th/1940th/1941st/1942nd/1943rd/1944th/1945th/1946th/1947th/1948th/1949th/1950th/1951st/1952nd/1953rd/1954th/1955th/1956th/1957th/1958th/1959th/1960th/1961st/1962nd/1963rd/1964th/1965th/1966th/1967th/1968th/1969th/1970th/1971st/1972nd/1973rd/1974th/1975th/1976th/1977th/1978th/1979th/1980th/1981st/1982nd/1983rd/1984th/1985th/1986th/1987th/1988th/1989th/1990th/1991st/1992nd/1993rd/1994th/1995th/1996th/1997th/1998th/1999th/2000th/2001st/2002nd/2003rd/2004th/2005th/2006th/2007th/2008th/2009th/2010th/2011st/2012nd/2013rd/2014th/2015th/2016th/2017th/2018th/2019th/2020th/2021st/2022nd/2023rd/2024th/2025th/2026th/2027th/2028th/2029th/2030th/2031st/2032nd/2033rd/2034th/2035th/2036th/2037th/2038th/2039th/2040th/2041st/2042nd/2043rd/2044th/2045th/2046th/2047th/2048th/2049th/2050th/2051st/2052nd/2053rd/2054th/2055th/2056th/2057th/2058th/2059th/2060th/2061st/2062nd/2063rd/2064th/2065th/2066th/2067th/2068th/2069th/2070th/2071st/2072nd/2073rd/2074th/2075th/2076th/2077th/2078th/2079th/2080th/2081st/2082nd/2083rd/2084th/2085th/2086th/2087th/2088th/2089th/2090th/2091st/2092nd/2093rd/2094th/2095th/2096th/2097th/2098th/2099th/2100th/2101st/2102nd/2103rd/2104th/2105th/2106th/2107th/2108th/2109th/2110th/2111st/2112nd/2113rd/2114th/2115th/2116th/2117th/2118th/2119th/2120th/2121st/2122nd/2123rd/2124th/2125th/2126th/2127th/2128th/2129th/2130th/2131st/2132nd/2133rd/2134th/2135th/2136th/2137th/2138th/2139th/2140th/2141st/2142nd/2143rd/2144th/2145th/2146th/2147th/2148th/2149th/2150th/2151st/2152nd/2153rd/2154th/2155th/2**

The choice: Enabled/Disabled.

- ♦ **Boot Up NumLock Status:** Select power on state for NumLock.

The choice: Enabled/Disabled.

- ♦ **Gate A20 Option:** Select if chipset or keyboard controller should control GateA20.

Normal	A pin in the keyboard controller controls GateA20
Fast	Lets chipset control GateA20

- ♦ **Typematic Rate Setting:** Key strokes repeat at a rate determined by the keyboard controller. When enabled, the typematic rate and typematic delay can be selected.

The choice: Enabled/Disabled.

- ♦ **Typematic Rate (Chars/Sec):** Sets the number of times a second to repeat a keystroke when you hold the key down.

The choice: 6, 8, 10, 12, 15, 20, 24, 30.

- ♦ **Typematic Delay (Msec):** Sets the delay time after the key is held down before it begins to repeat the keystroke.

The choice: 250, 500, 750, 1000.

- ♦ **Security Option:** Select whether the password is required every time the system boots or only when you enter setup.

System	The system will not boot and access to Setup will be denied if the correct password is not entered at the prompt.
Setup	The system will boot, but access to Setup will be denied if the correct password is not entered at the prompt.

Note: To disable security, select PASSWORD SETTING at Main Menu and then you will be asked to enter password. Do not type anything and just press <Enter>, it will disable security. Once the security is disabled, the system will boot and you can enter Setup freely.

- ♦ **OS Select For DRAM > 64MB:** Select the operating system that is running with greater than 64MB of RAM on the system.

The choice: Non-OS2, OS2.

- ♦ **Report No FDD For Win 95:** Whether report no FDD for Win 95 or not.

The choice: Yes, No.

6.3 Advanced CHIPSET FEATURES SETUP

CMOS Setup Utility – Copyright © 1984 – 2000 Award Software

Advanced Chipset Features

SDRAM CAS Latency Time	3	Item Help
SDRAM Cycle Time Tras/Trc	6/8	
SDRAM RAS-to-CAS Delay	3	Menu Level ➤
SDRAM RAS Precharge Time	3	
System BIOS Cacheable	Enabled	
Video BIOS Cacheable	Enabled	
Memory Hole At 15M-16M	Disabled	
CPU Latency Timer	Disabled	
Delayed Transaction	Enabled	
On-Chip Video Window Size	64MB	
Local Memory Frequency	100MB	
* Onboard Display Cache Setting *		
CAS# Latency	3	
Paging Mode Control	Closed	
RAS-to-CAS Override	Closed	
RAS# Timing	Slow	
RAS# Precharge Timing	Slow	
↑↓←→0 S j a p E n o a l : p S a G u o p / i / O 7 / O c : p V C M p 2 1 0 : S G a p E S : p E x t o p 2 1 : G a n a l C p H a G p 2 5 : O l a j t S M p V C M p 2 6 : g 3 o t v C p r a l C M p 2 7 : S o C h r C I r p c a l C M p		

This section allows you to configure the system based on the specific features of the installed chipset. This chipset manages bus speeds and access to system memory resources, such as DRAM and the external cache. It also coordinates communications between the conventional ISA bus and the PCI bus. It must be stated that these items should never need to be altered. The default settings have been chosen because they provide the best operating conditions for your system. The only time you might consider making any changes would be if you discovered that data was being lost while using your system.

- ♦ **DRAM Settings:** The first chipset settings deal with CPU access to dynamic random access memory (DRAM). The default timings have been carefully chosen and should only be altered if data is being lost. Such a scenario might well occur if your system had mixed speed DRAM chips installed so that greater delays may be required to preserve the integrity of the data held in the slower memory chips.

- ♦ **SDRAM CAS Latency Time:** When synchronous DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. You can select SDRAM CAS (Column Address Strobe) latency according to your SDRAM specification

3dM3p.Ld0077y670zM

- ♦ **SDRAM Cycle Time Tras/Trc:** Select the number of SCLKs for an access cycle.

3dM3p.Ld0077y670zM

- ♦ **SDRAM RAS-to-CAS Delay:** This field lets you insert a timing delay between the CAS and RAS strobe signals, used when DRAM is written to, read from, or refreshed. *Fast* gives faster performance; and *Slow* gives more stable performance. This field applies only when synchronous DRAM is installed in the system.

The Choice: 2, 3.

- ♦ **SDRAM RAS Precharge Time:** If an insufficient number of cycles is allowed for the RAS to accumulate its charge before DRAM refresh, the refresh may be incomplete and the DRAM may fail to retain data. *Fast* gives faster performance; and *Slow* gives more stable performance. This field applies only when synchronous DRAM is installed in the system.

M3dM3p.Ld0077y670zM

- ♦ **System BIOS Cacheable:** Selecting *Enabled* allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result.

The choice: Enabled, Disabled.

- ♦ **Video BIOS Cacheable:** Select Enabled allows caching of the video BIOS , resulting in better system performance. However, if any program writes to this memory area, a system error may result.

The Choice: Enabled, Disabled.

- ♦ **Memory Hole At 15M-16M:** You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it cannot be cached. The user

information of peripherals that need to use this area of system memory usually discusses their memory requirements.

The Choice: Enabled, Disabled.

- ♦ **Delay Transaction:** The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select *Enabled* to support compliance with PCI specification version 2.1.

The Choice: Enabled, Disabled.

- ♦ **On-Chip Video Window Size:** Select the on-chip video window size for VGA drive use.

3dM3p.Ld0M6i ByMxi ByM. Itard8zMI

- ♦ **On-Chip Video Window Size:** Select the on-chip video window size for VGA drive use.

3dM3p.Ld0M6i v FyM22i v FyMEEi v FzMI

- ♦ **Onboard Display Cache Setting:** Setting the onboard display cache timing.
- ♦ **CAS # Latency:** Select the display cache memory clock cycles of CAS latency depends on the Display Cache DRAM timing , you can choose 2 cycle to get higher performance, and 3 cycle get more stable performance.

The Choice: 2, 3

- ♦ **Paging Mode Control:** Select the paging mode control in Display cache memory. M

The Choice: Close, Open.

- ♦ **RAS-to-CAS Override:** Select the display cache clock periods control by CAS # LT depend on CAS # Latency value , Override(2) gives faster performance.

The Choice: by CAS # LT , Override(2)p

- ♦ **dmSppITv tnb:** This item controls RAS# active to Protegra, and refresh to RAS# active delay (in local memory clocks) , *Fast* gives faster performance and *Slow* gives more stable performance.

3dM3p.Ld0Nt 1bXpk zM

- ♦ **RAS# Precharge Timing:** This item controls RAS# precharge (in local memory clocks) , this function is same as “ **SDRAM RAS Precharge Time** “.

The choice: Fast, Slow.

6.4 Integrated Peripherals

CMOS Setup Utility – Copyright © 1984 – 2000 Award Software
Integrated Peripherals

OnChip Primary PCI IDE	Enabled	Item Help
OnChip Secondary PCI IDE	Enabled	
IDE Primary Master PIO	Auto	Menu Level ➤ If your IDE hard drive supports block mode select Enabled for automatic detection of the optimal number of block read/write per sector the drive can support
IDE Primary Slave PIO	Auto	
IDE Secondary Master PIO	Auto	
IDE Secondary Slave PIO	Auto	
IDE Primary Master UDMA	Auto	
IDE Primary Slave UDMA	Auto	
IDE Secondary Master UDMA	Auto	
IDE Secondary Slave UDMA	Auto	
USB Controller	Enabled	
USB Keyboard Support	Disabled	
Init Display First	PCI Slot	
AC97 Audio	Enabled	
AC97 Modem	Enabled	
IDE HDD Block Mode	Enabled	
Power on Funtion	BUTTON ONLY	
Onboard FDC Controller	Enabled	
Onboard Serial Port 1	3F8/IRQ4	
Onboard Serial Port 2	2F8/IRQ3	
UART Mode Select	Normal	
Onboard Parallel Port	378/IRQ7	
Parallel Port Mode	SPP	
PORON After PWR-Fail	Off	
Game Port Address	201	
Midi Port Address	330	
Midi Port IRQ	10	
↑↓←→0 Sj apEnoal:SaGuopp/i/O7/Oc :pVCMpp2 10:SCj apES :pExtopp 2 1:GanalCGHaGpp mmm2 5:Olaj tSMpV CMhmm2 6:g 3 otv CGr alCMGmmmm2 7:SoChr Cl r p alCMGpp		

- ◆ **g n s t3p Oltv Clf/SauSnr Clf p O Bp B E:p** The integrated peripheral controller contains an IDE interface with support for two IDE channels. Select *Enabled* to activate each channel separately.
The choice: Enabled, Disabled.

- ♦ **IDE PIO Channel/Secondary Channel:** The four IDE PIO (Programmed Input/Output) fields let you set a PIO mode (0-4) for each of the four IDE devices that the onboard IDE interface supports. Modes 0 through 4 provide successively increased performance. In Auto mode, the system automatically determines the best mode for each device.

The choice: Auto, Mode 0, Mode 1, Mode 2, Mode 3, Mode 4.

- ♦ **IDE Primary/Secondary Master/Slave UDMA:** Ultra DMA/33 implementation is possible only if your IDE hard drive supports it and the operating environment includes a DMA driver (Windows 95 OSR2 or a third-party IDE bus master driver). If your hard drive and your system software both support Ultra DMA/33, select Auto to enable BIOS support.

3dM3p.Ld0Ht ard8yM. It ard8zM

- ♦ **USB Controller:** Select *Enabled* if your system contains a Universal Serial Bus (USB) controller and you have USB peripherals.

3dM3p.Ld0Ht ard8yM. It ard8zM

- ♦ **USB Keyboard Support:** Select *Enabled* if your system contains a Universal Serial Bus (USB) controller and you have a USB keyboard.

3dM3p.Ld0Ht ard8yM. It ard8zM

- ♦ **Init Display First:** This item allows you to decide to active whether PCI Slot or on-chip VGA first

3dM3p.Ld0Ht ard8yM. It ard8zM

- ♦ **AC97 Audio/Modem:** This item allows you to decide to enable/disable the 810e chipset family to support AC97 Audio/Modem.

3dM3p.Ld0Ht ard8yM. It ard8zM

- ♦ **IDE HDD Block Mode:** Block mode is also called block transfer, multiple commands, or multiple sector read/write. If your IDE hard drive supports block mode (most new drives do), select Enabled for automatic detection of the optimal number of block read/writes per sector the drive can support.

M3dNEp.LdOMht ard8yM .lt ard8M

- ♦ **Power on Function :** Select Keyboard (Hot Key / Pass word) / PS/2 Mouse Power on Function.

3dNEp.LdOM q AMABYyM dVapt c8MOyM t 1lk pc8yM pbM dVM
i pe ldNEp.LdOM pe ldM.D8bM hVM dVM

- ♦ **Onboard FDC Controller:** Select Enabled if your system has a floppy disk controller (FDC) installed on the system board and you wish to use it. If you install and-in FDC or the system has no floppy drive, select Disabled in this field.

The choice: Enabled, Disabled.

- ♦ **Onboard Serial Port 1/Port 2:** Select an address and corresponding interrupt for the first and second serial ports.

The choice: 3F8/IRQ4, 2E8/IRQ3, 3E8/IRQ4, 2F8/IRQ3, Disabled, Auto.

- ♦ **UART Mode Select:** The Default setting is Normal.

IRDA: HP Standard Mode IR.

ASKIR: ASK standard Mode IR.

- **Onboard Parallel port:** This field allows the user to select the LPT port. The default value is 378H.

378H: Enable Onboard LPT port and address is 378H.

278H: Enable Onboard LPT port and address is 278H.

3BCH: Enable Onboard LPT port and address is 3BCH.

Disabled: Disable Onboard CHIP's LPT port.

NOTE: <i>Parallel Port address is 378H/3BCH that selects</i>
--

*the routing of IRQ7 for
LPT1.*

*Parallel Port address is 278H
that selects the routing of
IRQ5 LPT1.*

- **Onboard Parallel port Mode:** This field allows the user to select the parallel port mode. The default value is ECP + EPP.

Normal: Standard mode. IBM PC/AT Compatible bidirectional parallel port.

EPP: Enhanced Parallel Port mode.

ECP: Extended Capabilities Port mode.

EPP+ECP: ECP Mode & EPP Mode.

- **PWRON AFTER PWR-Fail:** AC Power Recovery ON/OFF system control.

Off : Always turn OFF system power when AC recovery

On : Always turn ON system power when AC recovery

Former-Sts : Turn ON/OFF system depend on the last status of system if the system is on before Power-Loss , then will auto power on after power recovery.

- ♦ **Game port Address:** Default setting is 201.

The choice: 201,209, Disabled.

- ♦ **Midi Port Address:** On board Audio chip Midi port address setting , Default setting is 330.

The choice: 330,300,290,Disabled.

- ♦ **Midi Port IRQ:** On board Midi Port IRQ setting , Default etting is 5

The choice: 5 , 7

6.5 POWER MANAGEMENT SETUP

The Power Management Setup allows you to configure you system to most effectively save energy while operating in a manner consistent with your own style of computer use.

**CMOS Setup Utility – Copyright © 1984 – 2000 Award Software
Power Management Setup**

ACPI function	Enabled	Item Help
ACPI Suspend Type	S1(POS)	
Power Management	User Define	Menu Level ➤
Video Off Method	DPMS	
Video Off In Suspend	Yes	
Suspend Type	Stop Grant	
MODEM Use IRQ	3	
Suspend Mode	Disable	
HDD Power Down	Disable	
Soft-Off by PWRBTN	Delay 4 Sec	
Wake-up by PCI card	Enabled	
Power On by Ring	Disable	
USB KB Wake-up From S3	Disable	
Resume by alarm	Disable	
** Reload Global Timer Events **		
Primary IDE 0	Disabled	
Primary IDE 1	Disabled	
Secondary IDE 0	Disabled	
Secondary IDE 1	Disabled	
FDD, COM, LPT Port	Disabled	
PCI PIRQ [A-D]#	Disabled	
↑↓←→0 Sj anEnoal: pSaGuop-/i/O7 /Oc :p/CM4pp2 10:SG anES :pExtop 2 1:GanaICpHaGpp mmm2 5:Olaj tSMp/CM4pp2 6:g 3otv CGr a1CM4ppmm2 7:SoChr Clr p a1CM4pp		

Figure 6-5

- ♦ **ACPI Function:** This item allows you to enable/disable the Advanced Configuration and Power Management .

The choice: Enabled, Disabled.

- ♦ **ACPI Suspend Type:** Use this item to define how your system suspend. In the default, S1(POS), the suspend mode is equivalent to a software power down. If you select S3(STR), the suspend mode is a suspend to RAM – the system shuts down with the exception of a refresh current to the system memory.
- ♦ **Power Management:** This category allows you to select the type (or degree) of power saving and is directly related to the following modes:
 5. Min. Power Saving
 6. Max. Power Saving
 7. User Defined
 8. Video Off In Suspend

Disable (default)	No power management. Disables all four modes
Min. Power Saving	Minimum power management. hr., Suspend Mode = 1 hr., and HDD Power Down = 15 min.
Max. Power Saving	Maximum power management -- g NLYp mVmBLEp g d pSLp 07 1h Suspend Mode = 1 min., and HDD Power Down = 1 min.
User Defined	Allows you to set each mode individually. When not disabled, each of the ranges are from 1 min. to 1 hr. except for HDD Power Down which ranges from 1 min. to 15 min. and disable.

- ♦ **Video Off In Suspend:** This determines the manner in which the monitor is blanked.

4. Video Off In Suspend	3.1. Min. Power Saving 3.2. Max. Power Saving 3.3. User Defined 3.4. Video Off In Suspend
Video Off In Suspend	3.1. Min. Power Saving 3.2. Max. Power Saving 3.3. User Defined 3.4. Video Off In Suspend
Video Off In Suspend	3.1. Min. Power Saving 3.2. Max. Power Saving 3.3. User Defined 3.4. Video Off In Suspend

- ♦ **Video Off In Suspend:** This determines the manner in which the monitor is blanked.

3dNBp.LdOMdlyMpM

- ♦ **Suspend Type:** Select the Suspend Type.

3dNBp.LdOM9 wq ANle lndh8yMtpmct hbM

- ♦ **MODEM Use IRQ:** This determines the IRQ in which the MODEM can use.

3dNBp.LdOMMNTOM2M5MPzM

- ♦ **Suspend Mode:** When enabled and after the set time of system inactivity, all devices except the CPU will be shut off.

3dNBp.LdOMht ard8yM. lt ard8zM

- ♦ **HDD Power Down:** When enabled and after the set time of system inactivity, the hard disk drive will be powered down while all other devices remain active.

3dNBp.LdOMht ard8yM. lt ard8zM

- ♦ **Soft-Off by PWRBTN:** Pressing the power button for more than 4 seconds forces the system to enter the Soft-Off state when the system has “hung.”

3dNBp.LdOMdrt VMNdLyMlt hbg sszM

- ♦ **Power on by ring :** When you select *Enabled*, a signal from ring returns the system to Full On state.
- ♦ **Resume by alarm :** When you select *Enabled*, the following fields appear. They let you set the alarm that returns the system to Full On state.

The choice: Enabled, Disabled.

- ♦ **Reload Global Timer Events:** Timer events are I/O events whose occurrence can prevent the system from entering a power saving mode or can awaken the system from such a mode. In effect, the system remains alert for anything which occurs to a device which is configured as *Enabled* , even when the system is in a power down mode.

Primary IDE 0

Primary IDE 1

Secondary IDE 0

Secondary IDE 1

FDD, COM, LPT Port
PCI PIRQ[A-D] #

6.6 PnP/PCI CONFIGURATION SETUP

This section describes configuring the PCI bus system. PCI, or **P**ersonal **C**omputer **I**nterconnect, is a system which allows I/O devices to operate at speeds nearing the speed the CPU itself uses when communicating with its

own special components. This section covers some very technical items and it is strongly recommended that only experienced users should make any changes to the default settings.

M
CMOS Setup Utility – Copyright © 1984-2000 Award Software
PnP/PCI Configurations

PnP OS Installed	No	Item Help
Reset Configuration Data	Disabled	
Resources Controlled By	Manual	Menu Level ➤
➤ IRQ Resources	Press Enter	
➤ Memory Resources	Press Enter	
PCI/VGA Palette Snoop	Disabled	
↑↓←→0 Sj apEnoal:psaGuopp+/i/O7/Oc :pVCOAp2 10:SCJ apES :pExtop 21:GanalCGHaGpp mmm2 5:Olaj tSMpVCOAp2 6:g 3otv CGra lCMGmmmm2 7:SoCnr Ctr p a lCMGp		

Figure 6-6

- ♦ **PnP OS Installed:** This item allows you to determine install PnP OS or not.

The choice: Yes, No.

M

- ♦ **Reset Configuration Data:** Normally, you leave this field Disabled. Select Enabled to reset Extended System Configuration Data (ESCD) when you exit Setup if you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the operating system can not boot.

3dVp.LdOht and8yM. It ard8MM

- ♦ **Resource controlled by:** Auto will allow the Award Plug and Play BIOS to automatically configure all of the boot and Plug and Play compatible devices. If you have trouble in assigning the interrupt resource automatically you can select "manual", it will allow you to choose specific resources by going into each of the sub menu that follows this field (a sub menu is preceded by a ">").

3dV3p.LdOMelp/ET- S j y M t h e t r M

- ♦ **IRQ Resources:** When resources are controlled manually, assign each system interrupt a type, depending on the type of device using the interrupt.
- ♦ **IRQ3/4/5/7/9/10/11/12/14/15 assigned to:** This item allows you to determine the IRQ assigned to the ISA bus and is not available to any PCI slot. Legacy ISA for devices compliant with the original PC AT bus specification, PCI/ISA PnP for devices compliant with the Plug and Play standard whether designed for PCI or ISA bus architecture.

The Choice: *Legacy ISA* and *PCI/ISA PnP*.M

- ♦ **Memory Resources:** This sub menu can let you control the memory resource.
- ♦ **Reserved Memory Base:** wd1dcvd8M Mp k Mo do pcVMspcM3dMr d LVM
8dv.Ld/hphgJ hI Mdv.LdjzM
- 3p.Ld1McdM022yM- 22yM222yM022yM- 22yMx22yM7zM
- ♦ **Reserved Memory Length:** MRReserved a low memory length for the legacy device(non-PnP device).
- 3p.Ld1McdM0K yM06K yM06K yMxKzM
- ♦ **PCI/VGA Palette Snoop:** Leave this field at *Disabled*.

- 3p.Ld1McdMht ard8yM. It ard8zM

6.7 PC Health Status

CMOS Setup Utility – Copyright © 1984 – 2000 Award Software
Power Management Setup

CPU Warning	Temperature	Disabled	Item Help
Current System	Temp.	25 ° C/ 77 ° F	Menu Level ➤
Current CPU1	Temp.	49 ° C/120 ° F	
Current CPUFAN1	Speed.	4172 RPM	
Current CPUFAN2	Speed.	4358 RPM	
Current CPUFAN3	Speed.	4358 RPM	
IN0(V)		2.0 V	
IN1(V)		1.55 V	
IN2(V)		3.36 V	
+5V		4.94 V	
+12V		11.97 V	
-12V		- 12.11 V	
-5V		- 4.94 V	
VBAT(V)		3.31 V	
5VSB(V)		5.34 V	
Shutdown Temperature		70 ° C/ 158 ° F	
↑↓←→0 S j a p E n o a l : p S a G u o p + / i / O 7 / O c : p V C O M 2 1 0 : S C j a p E S : p E x t o p 2 1 : G a n a l C G H a G p m m m 2 5 : O l a j t S M p V C O M 2 6 : g 3 o t v C G r a l C M 2 7 : S o C h r C l r p a l C M 2 8 : m m m 2 9 : S o C h r C l r p a l C M 3 0 : S o C h r C l r p a l C M 3 1 : S o C h r C l r p a l C M 3 2 : S o C h r C l r p a l C M 3 3 : S o C h r C l r p a l C M 3 4 : S o C h r C l r p a l C M 3 5 : S o C h r C l r p a l C M 3 6 : S o C h r C l r p a l C M 3 7 : S o C h r C l r p a l C M 3 8 : S o C h r C l r p a l C M 3 9 : S o C h r C l r p a l C M 4 0 : S o C h r C l r p a l C M 4 1 : S o C h r C l r p a l C M 4 2 : S o C h r C l r p a l C M 4 3 : S o C h r C l r p a l C M 4 4 : S o C h r C l r p a l C M 4 5 : S o C h r C l r p a l C M 4 6 : S o C h r C l r p a l C M 4 7 : S o C h r C l r p a l C M 4 8 : S o C h r C l r p a l C M 4 9 : S o C h r C l r p a l C M 5 0 : S o C h r C l r p a l C M 5 1 : S o C h r C l r p a l C M 5 2 : S o C h r C l r p a l C M 5 3 : S o C h r C l r p a l C M 5 4 : S o C h r C l r p a l C M 5 5 : S o C h r C l r p a l C M 5 6 : S o C h r C l r p a l C M 5 7 : S o C h r C l r p a l C M 5 8 : S o C h r C l r p a l C M 5 9 : S o C h r C l r p a l C M 6 0 : S o C h r C l r p a l C M 6 1 : S o C h r C l r p a l C M 6 2 : S o C h r C l r p a l C M 6 3 : S o C h r C l r p a l C M 6 4 : S o C h r C l r p a l C M 6 5 : S o C h r C l r p a l C M 6 6 : S o C h r C l r p a l C M 6 7 : S o C h r C l r p a l C M 6 8 : S o C h r C l r p a l C M 6 9 : S o C h r C l r p a l C M 7 0 : S o C h r C l r p a l C M 7 1 : S o C h r C l r p a l C M 7 2 : S o C h r C l r p a l C M 7 3 : S o C h r C l r p a l C M 7 4 : S o C h r C l r p a l C M 7 5 : S o C h r C l r p a l C M 7 6 : S o C h r C l r p a l C M 7 7 : S o C h r C l r p a l C M 7 8 : S o C h r C l r p a l C M 7 9 : S o C h r C l r p a l C M 8 0 : S o C h r C l r p a l C M 8 1 : S o C h r C l r p a l C M 8 2 : S o C h r C l r p a l C M 8 3 : S o C h r C l r p a l C M 8 4 : S o C h r C l r p a l C M 8 5 : S o C h r C l r p a l C M 8 6 : S o C h r C l r p a l C M 8 7 : S o C h r C l r p a l C M 8 8 : S o C h r C l r p a l C M 8 9 : S o C h r C l r p a l C M 9 0 : S o C h r C l r p a l C M 9 1 : S o C h r C l r p a l C M 9 2 : S o C h r C l r p a l C M 9 3 : S o C h r C l r p a l C M 9 4 : S o C h r C l r p a l C M 9 5 : S o C h r C l r p a l C M 9 6 : S o C h r C l r p a l C M 9 7 : S o C h r C l r p a l C M 9 8 : S o C h r C l r p a l C M 9 9 : S o C h r C l r p a l C M 1 0 0 : S o C h r C l r p a l C M 1 0 1 : S o C h r C l r p a l C M 1 0 2 : S o C h r C l r p a l C M 1 0 3 : S o C h r C l r p a l C M 1 0 4 : S o C h r C l r p a l C M 1 0 5 : S o C h r C l r p a l C M 1 0 6 : S o C h r C l r p a l C M 1 0 7 : S o C h r C l r p a l C M 1 0 8 : S o C h r C l r p a l C M 1 0 9 : S o C h r C l r p a l C M 1 1 0 : S o C h r C l r p a l C M 1 1 1 : S o C h r C l r p a l C M 1 1 2 : S o C h r C l r p a l C M 1 1 3 : S o C h r C l r p a l C M 1 1 4 : S o C h r C l r p a l C M 1 1 5 : S o C h r C l r p a l C M 1 1 6 : S o C h r C l r p a l C M 1 1 7 : S o C h r C l r p a l C M 1 1 8 : S o C h r C l r p a l C M 1 1 9 : S o C h r C l r p a l C M 1 2 0 : S o C h r C l r p a l C M 1 2 1 : S o C h r C l r p a l C M 1 2 2 : S o C h r C l r p a l C M 1 2 3 : S o C h r C l r p a l C M 1 2 4 : S o C h r C l r p a l C M 1 2 5 : S o C h r C l r p a l C M 1 2 6 : S o C h r C l r p a l C M 1 2 7 : S o C h r C l r p a l C M 1 2 8 : S o C h r C l r p a l C M 1 2 9 : S o C h r C l r p a l C M 1 3 0 : S o C h r C l r p a l C M 1 3 1 : S o C h r C l r p a l C M 1 3 2 : S o C h r C l r p a l C M 1 3 3 : S o C h r C l r p a l C M 1 3 4 : S o C h r C l r p a l C M 1 3 5 : S o C h r C l r p a l C M 1 3 6 : S o C h r C l r p a l C M 1 3 7 : S o C h r C l r p a l C M 1 3 8 : S o C h r C l r p a l C M 1 3 9 : S o C h r C l r p a l C M 1 4 0 : S o C h r C l r p a l C M 1 4 1 : S o C h r C l r p a l C M 1 4 2 : S o C h r C l r p a l C M 1 4 3 : S o C h r C l r p a l C M 1 4 4 : S o C h r C l r p a l C M 1 4 5 : S o C h r C l r p a l C M 1 4 6 : S o C h r C l r p a l C M 1 4 7 : S o C h r C l r p a l C M 1 4 8 : S o C h r C l r p a l C M 1 4 9 : S o C h r C l r p a l C M 1 5 0 : S o C h r C l r p a l C M 1 5 1 : S o C h r C l r p a l C M 1 5 2 : S o C h r C l r p a l C M 1 5 3 : S o C h r C l r p a l C M 1 5 4 : S o C h r C l r p a l C M 1 5 5 : S o C h r C l r p a l C M 1 5 6 : S o C h r C l r p a l C M 1 5 7 : S o C h r C l r p a l C M 1 5 8 : S o C h r C l r p a l C M 1 5 9 : S o C h r C l r p a l C M 1 6 0 : S o C h r C l r p a l C M 1 6 1 : S o C h r C l r p a l C M 1 6 2 : S o C h r C l r p a l C M 1 6 3 : S o C h r C l r p a l C M 1 6 4 : S o C h r C l r p a l C M 1 6 5 : S o C h r C l r p a l C M 1 6 6 : S o C h r C l r p a l C M 1 6 7 : S o C h r C l r p a l C M 1 6 8 : S o C h r C l r p a l C M 1 6 9 : S o C h r C l r p a l C M 1 7 0 : S o C h r C l r p a l C M 1 7 1 : S o C h r C l r p a l C M 1 7 2 : S o C h r C l r p a l C M 1 7 3 : S o C h r C l r p a l C M 1 7 4 : S o C h r C l r p a l C M 1 7 5 : S o C h r C l r p a l C M 1 7 6 : S o C h r C l r p a l C M 1 7 7 : S o C h r C l r p a l C M 1 7 8 : S o C h r C l r p a l C M 1 7 9 : S o C h r C l r p a l C M 1 8 0 : S o C h r C l r p a l C M 1 8 1 : S o C h r C l r p a l C M 1 8 2 : S o C h r C l r p a l C M 1 8 3 : S o C h r C l r p a l C M 1 8 4 : S o C h r C l r p a l C M 1 8 5 : S o C h r C l r p a l C M 1 8 6 : S o C h r C l r p a l C M 1 8 7 : S o C h r C l r p a l C M 1 8 8 : S o C h r C l r p a l C M 1 8 9 : S o C h r C l r p a l C M 1 9 0 : S o C h r C l r p a l C M 1 9 1 : S o C h r C l r p a l C M 1 9 2 : S o C h r C l r p a l C M 1 9 3 : S o C h r C l r p a l C M 1 9 4 : S o C h r C l r p a l C M 1 9 5 : S o C h r C l r p a l C M 1 9 6 : S o C h r C l r p a l C M 1 9 7 : S o C h r C l r p a l C M 1 9 8 : S o C h r C l r p a l C M 1 9 9 : S o C h r C l r p a l C M 2 0 0 : S o C h r C l r p a l C M 2 0 1 : S o C h r C l r p a l C M 2 0 2 : S o C h r C l r p a l C M 2 0 3 : S o C h r C l r p a l C M 2 0 4 : S o C h r C l r p a l C M 2 0 5 : S o C h r C l r p a l C M 2 0 6 : S o C h r C l r p a l C M 2 0 7 : S o C h r C l r p a l C M 2 0 8 : S o C h r C l r p a l C M 2 0 9 : S o C h r C l r p a l C M 2 1 0 : S o C h r C l r p a l C M 2 1 1 : S o C h r C l r p a l C M 2 1 2 : S o C h r C l r p a l C M 2 1 3 : S o C h r C l r p a l C M 2 1 4 : S o C h r C l r p a l C M 2 1 5 : S o C h r C l r p a l C M 2 1 6 : S o C h r C l r p a l C M 2 1 7 : S o C h r C l r p a l C M 2 1 8 : S o C h r C l r p a l C M 2 1 9 : S o C h r C l r p a l C M 2 2 0 : S o C h r C l r p a l C M 2 2 1 : S o C h r C l r p a l C M 2 2 2 : S o C h r C l r p a l C M 2 2 3 : S o C h r C l r p a l C M 2 2 4 : S o C h r C l r p a l C M 2 2 5 : S o C h r C l r p a l C M 2 2 6 : S o C h r C l r p a l C M 2 2 7 : S o C h r C l r p a l C M 2 2 8 : S o C h r C l r p a l C M 2 2 9 : S o C h r C l r p a l C M 2 3 0 : S o C h r C l r p a l C M 2 3 1 : S o C h r C l r p a l C M 2 3 2 : S o C h r C l r p a l C M 2 3 3 : S o C h r C l r p a l C M 2 3 4 : S o C h r C l r p a l C M 2 3 5 : S o C h r C l r p a l C M 2 3 6 : S o C h r C l r p a l C M 2 3 7 : S o C h r C l r p a l C M 2 3 8 : S o C h r C l r p a l C M 2 3 9 : S o C h r C l r p a l C M 2 4 0 : S o C h r C l r p a l C M 2 4 1 : S o C h r C l r p a l C M 2 4 2 : S o C h r C l r p a l C M 2 4 3 : S o C h r C l r p a l C M 2 4 4 : S o C h r C l r p a l C M 2 4 5 : S o C h r C l r p a l C M 2 4 6 : S o C h r C l r p a l C M 2 4 7 : S o C h r C l r p a l C M 2 4 8 : S o C h r C l r p a l C M 2 4 9 : S o C h r C l r p a l C M 2 5 0 : S o C h r C l r p a l C M 2 5 1 : S o C h r C l r p a l C M 2 5 2 : S o C h r C l r p a l C M 2 5 3 : S o C h r C l r p a l C M 2 5 4 : S o C h r C l r p a l C M 2 5 5 : S o C h r C l r p a l C M 2 5 6 : S o C h r C l r p a l C M 2 5 7 : S o C h r C l r p a l C M 2 5 8 : S o C h r C l r p a l C M 2 5 9 : S o C h r C l r p a l C M 2 6 0 : S o C h r C l r p a l C M 2 6 1 : S o C h r C l r p a l C M 2 6 2 : S o C h r C l r p a l C M 2 6 3 : S o C h r C l r p a l C M 2 6 4 : S o C h r C l r p a l C M 2 6 5 : S o C h r C l r p a l C M 2 6 6 : S o C h r C l r p a l C M 2 6 7 : S o C h r C l r p a l C M 2 6 8 : S o C h r C l r p a l C M 2 6 9 : S o C h r C l r p a l C M 2 7 0 : S o C h r C l r p a l C M 2 7 1 : S o C h r C l r p a l C M 2 7 2 : S o C h r C l r p a l C M 2 7 3 : S o C h r C l r p a l C M 2 7 4 : S o C h r C l r p a l C M 2 7 5 : S o C h r C l r p a l C M 2 7 6 : S o C h r C l r p a l C M 2 7 7 : S o C h r C l r p a l C M 2 7 8 : S o C h r C l r p a l C M 2 7 9 : S o C h r C l r p a l C M 2 8 0 : S o C h r C l r p a l C M 2 8 1 : S o C h r C l r p a l C M 2 8 2 : S o C h r C l r p a l C M 2 8 3 : S o C h r C l r p a l C M 2 8 4 : S o C h r C l r p a l C M 2 8 5 : S o C h r C l r p a l C M 2 8 6 : S o C h r C l r p a l C M 2 8 7 : S o C h r C l r p a l C M 2 8 8 : S o C h r C l r p a l C M 2 8 9 : S o C h r C l r p a l C M 2 9 0 : S o C h r C l r p a l C M 2 9 1 : S o C h r C l r p a l C M 2 9 2 : S o C h r C l r p a l C M 2 9 3 : S o C h r C l r p a l C M 2 9 4 : S o C h r C l r p a l C M 2 9 5 : S o C h r C l r p a l C M 2 9 6 : S o C h r C l r p a l C M 2 9 7 : S o C h r C l r p a l C M 2 9 8 : S o C h r C l r p a l C M 2 9 9 : S o C h r C l r p a l C M 3 0 0 : S o C h r C l r p a l C M 3 0 1 : S o C h r C l r p a l C M 3 0 2 : S o C h r C l r p a l C M 3 0 3 : S o C h r C l r p a l C M 3 0 4 : S o C h r C l r p a l C M 3 0 5 : S o C h r C l r p a l C M 3 0 6 : S o C h r C l r p a l C M 3 0 7 : S o C h r C l r p a l C M 3 0 8 : S o C h r C l r p a l C M 3 0 9 : S o C h r C l r p a l C M 3 1 0 : S o C h r C l r p a l C M 3 1 1 : S o C h r C l r p a l C M 3 1 2 : S o C h r C l r p a l C M 3 1 3 : S o C h r C l r p a l C M 3 1 4 : S o C h r C l r p a l C M 3 1 5 : S o C h r C l r p a l C M 3 1 6 : S o C h r C l r p a l C M 3 1 7 : S o C h r C l r p a l C M 3 1 8 : S o C h r C l r p a l C M 3 1 9 : S o C h r C l r p a l C M 3 2 0 : S o C h r C l r p a l C M 3 2 1 : S o C h r C l r p a l C M 3 2 2 : S o C h r C l r p a l C M 3 2 3 : S o C h r C l r p a l C M 3 2 4 : S o C h r C l r p a l C M 3 2 5 : S o C h r C l r p a l C M 3 2 6 : S o C h r C l r p a l C M 3 2 7 : S o C h r C l r p a l C M 3 2 8 : S o C h r C l r p a l C M 3 2 9 : S o C h r C l r p a l C M 3 3 0 : S o C h r C l r p a l C M 3 3 1 : S o C h r C l r p a l C M 3 3 2 : S o C h r C l r p a l C M 3 3 3 : S o C h r C l r p a l C M 3 3 4 : S o C h r C l r p a l C M 3 3 5 : S o C h r C l r p a l C M 3 3 6 : S o C h r C l r p a l C M 3 3 7 : S o C h r C l r p a l C M 3 3 8 : S o C h r C l r p a l C M 3 3 9 : S o C h r C l r p a l C M 3 4 0 : S o C h r C l r p a l C M 3 4 1 : S o C h r C l r p a l C M 3 4 2 : S o C h r C l r p a l C M 3 4 3 : S o C h r C l r p a l C M 3 4 4 : S o C h r C l r p a l C M 3 4 5 : S o C h r C l r p a l C M 3 4 6 : S o C h r C l r p a l C M 3 4 7 : S o C h r C l r p a l C M 3 4 8 : S o C h r C l r p a l C M 3 4 9 : S o C h r C l r p a l C M 3 5 0 : S o C h r C l r p a l C M 3 5 1 : S o C h r C l r p a l C M 3 5 2 : S o C h r C l r p a l C M 3 5 3 : S o C h r C l r p a l C M 3 5 4 : S o C h r C l r p a l C M 3 5 5 : S o C h r C l r p a l C M 3 5 6 : S o C h r C l r p a l C M 3 5 7 : S o C h r C l r p a l C M 3 5 8 : S o C h r C l r p a l C M 3 5 9 : S o C h r C l r p a l C M 3 6 0 : S o C h r C l r p a l C M 3 6 1 : S o C h r C l r p a l C M 3 6 2 : S o C h r C l r p a l C M 3 6 3 : S o C h r C l r p a l C M 3 6 4 : S o C h r C l r p a l C M 3 6 5 : S o C h r C l r p a l C M 3 6 6 : S o C h r C l r p a l C M 3 6 7 : S o C h r C l r p a l C M 3 6 8 : S o C h r C l r p a l C M 3 6 9 : S o C h r C l r p a l C M 3 7 0 : S o C h r C l r p a l C M 3 7 1 : S o C h r C l r p a l C M 3 7 2 : S o C h r C l r p a l C M 3 7 3 : S o C h r C l r p a l C M 3 7 4 : S o C h r C l r p a l C M 3 7 5 : S o C h r C l r p a l C M 3 7 6 : S o C h r C l r p a l C M 3 7 7 : S o C h r C l r p a l C M 3 7 8 : S o C h r C l r p a l C M 3 7 9 : S o C h r C l r p a l C M 3 8 0 : S o C h r C l r p a l C M 3 8 1 : S o C h r C l r p a l C M 3 8 2 : S o C h r C l r p a l C M 3 8 3 : S o C h r C l r p a l C M 3 8 4 : S o C h r C l r p a l C M 3 8 5 : S o C h r C l r p a l C M 3 8 6 : S o C h r C l r p a l C M 3 8 7 : S o C h r C l r p a l C M 3 8 8 : S o C h r C l r p a l C M 3 8 9 : S o C h r C l r p a l C M 3 9 0 : S o C h r C l r p a l C M 3 9 1 : S o C h r C l r p a l C M 3 9 2 : S o C h r C l r p a l C M 3 9 3 : S o C h r C l r p a l C M 3 9 4 : S o C h r C l r p a l C M 3 9 5 : S o C h r C l r p a l C M 3 9 6 : S o C h r C l r p a l C M 3 9 7 : S o C h r C l r p a l C M 3 9 8 : S o C h r C l r p a l C M 3 9 9 : S o C h r C l r p a l C M 4 0 0 : S o C h r C l r p a l C M 4 0 1 : S o C h r C l r p a l C M 4 0 2 : S o C h r C l r p a l C M 4 0 3 : S o C h r C l r p a l C M 4 0 4 : S o C h r C l r p a l C M 4 0 5 : S o C h r C l r p a l C M 4 0 6 : S o C h r C l r p a l C M 4 0 7 : S o C h r C l r p a l C M 4 0 8 : S o C h r C l r p a l C M 4 0 9 : S o C h r C l r p a l C M 4 1 0 : S o C h r C l r p a l C M 4 1 1 : S o C h r C l r p a l C M 4 1 2 : S o C h r C l r p a l C M 4 1 3 : S o C h r C l r p a l C M 4 1 4 : S o C h r C l r p a l C M 4 1 5 : S o C h r C l r p a l C M 4 1 6 : S o C h r C l r p a l C M 4 1 7 : S o C h r C l r p a l C M 4 1 8 : S o C h r C l r p a l C M 4 1 9 : S o C h r C l r p a l C M 4 2 0 : S o C h r C l r p a l C M 4 2 1 : S o C h r C l r p a l C M 4 2 2 : S o C h r C l r p a l C M 4 2 3 : S o C h r C l r p a l C M 4 2 4 : S o C h r C l r p a l C M 4 2 5 : S o C h r C l r p a l C M 4 2 6 : S o C h r C l r p a l C M 4 2 7 : S o C h r C l r p a l C M 4 2 8 : S o C h r C l r p a l C M 4 2 9 : S o C h r C l r p a l C M 4 3 0 : S o C h r C l r p a l C M 4 3 1 : S o C h r C l r p a l C M 4 3 2 : S o C h r C l r p a l C M 4 3 3 : S o C h r C l r p a l C M 4 3 4 : S o C h r C l r p a l C M 4 3 5 : S o C h r C l r p a l C M 4 3 6 : S o C h r C l r p a l C M 4 3 7 : S o C h r C l r p a l C M 4 3 8 : S o C h r C l r p a l C M 4 3 9 : S o C h r C l r p a l C M 4 4 0 : S o C h r C l r p a l C M 4 4 1 : S o C h r C l r p a l C M 4 4 2 : S o C h r C l r p a l C M 4 4 3 : S o C h r C l r p a l C M 4 4 4 : S o C h r C l r p a l C M 4 4 5 : S o C h r C l r p a l C M 4 4 6 : S o C h r C l r p a l C M 4 4 7 : S o C h r C l r p a l C M 4 4 8 : S o C h r C l r p a l C M 4 4 9 : S o C h r C l r p a l C M 4 5 0 : S o C h r C l r p a l C M 4 5 1 : S o C h r C l r p a l C M 4 5 2 : S o C h r C l r p a l C M 4 5 3 : S o C h r C l r p a l C M 4 5 4 : S o C h r C l r p a l C M 4 5 5 : S o C h r C l r p a l C M 4 5 6 : S o C h r C l r p a l C M 4 5 7 : S o C h r C l r p a l C M 4 5 8 : S o C h r C l r p a l C M 4 5 9 : S o C h r C l r p a l C M 4 6 0 : S o C h r C l r p a l C M 4 6 1 : S o C h r C l r p a l C M 4 6 2 : S o C h r C l r p a l C M 4 6 3 : S o C h r C l r p a l C M 4 6 4 : S o C h r C l r p a l C M 4 6 5 : S o C h r C l r p a l C M 4 6 6 : S o C h r C l r p a l C M 4 6 7 : S o C h r C l r p a l C M 4 6 8 : S o C h r C l r p a l C M 4 6 9 : S o C h r C l r p a l C M 4 7 0 : S o C h r C l r p a l C M 4 7 1 : S o C h r C l r p a l C M 4 7 2 : S o C h r C l r p a l C M 4 7 3 : S o C h r C l r p a l C M 4 7 4 : S o C h r C l r p a l C M 4 7 5 : S o C h r C l r p a l C M 4 7 6 : S o C h r C l r p a l C M 4 7 7 : S o C h r C l r p a l C M 4 7 8 : S o C h r C l r p a l C M 4 7 9 : S o C h r C l r p a l C M 4 8 0 : S o C h r C l r p a l C M 4 8 1 : S o C h r C l r p a l C M 4 8 2 : S o C h r C l r p a l C M 4 8 3 : S o C h r C l r p a l C M 4 8 4 : S o C h r C l r p a l C M 4 8 5 : S o C h r C l r p a l C M 4 8 6 : S o C h r C l r p a l C M 4 8 7 : S o C h r C l r p a l C M 4 8 8 : S o C h r C l r p a l C M 4 8 9 : S o C h r C l r p a l C M 4 9 0 : S o C h r C l r p a l C M 4 9 1 : S o C h r C l r p a l C M 4 9 2 : S o C h r C l r p a l C M 4 9 3 : S o C h r C l r p a l C M 4 9 4 : S o C h r C l r p a l C M 4 9 5 : S o C h r C l r p a l C M 4 9 6 : S o C h r C l r p a l C M 4 9 7 : S o C h r C l r p a l C M 4 9 8 : S o C h r C l r p a l C M 4 9 9 : S o C h r C l r p a l C M 5 0 0 : S o C h r C l r p a l C M 5 0 1 : S o C h r C l r p a l C M 5 0 2 : S o C h r C l r p a l C M 5 0 3 : S o C h r C l r p a l C M 5 0 4 : S o C h r C l r p a l C M 5 0 5 : S o C h r C l r p a l C M 5 0 6 : S o C h r C l r p a l C M 5 0 7 : S o C h r C l r p a l C M 5 0 8 : S o C h r C l r p a l C M 5 0 9 : S o C h r C l r p a l C M 5 1 0 : S o C h r C l r p a l C M 5 1 1 : S o C h r C l r p a l C M 5 1 2 : S o C h r C l r p a l C M 5 1 3 : S o C h r C l r p a l C M 5 1 4 : S o C h r C l r p a l C M 5 1 5 : S o C h r C l r p a l C M 5 1 6 : S o C h r C l r p a l C M 5 1 7 : S o C h r C l r p a l C M 5 1 8 : S o C h r C l r p a l C M 5 1 9 : S o C h r C l r p a l C M 5 2 0 : S o C h r C l r p a l C M 5 2 1 : S o C h r C l r p a l C M 5 2 2 : S o C h r C l r p a l C M 5 2 3 : S o C h r C l r p a l C M 5 2 4 : S o C h r C l r p a l C M 5 2 5 : S o C h r C l r p a l C M 5 2 6 : S o C h r C l r p a l C M 5 2 7 : S o C h r C l r p a l C M 5 2 8 : S o C h r C l r p a l C M 5 2 9 : S o C h r C l r p a l C M 5 3 0 : S o C h r C l r p a l C M 5 3 1 : S o C h r C l r p a l C M 5 3 2 : S o C h r C l r p a l C M 5 3 3 : S o C h r C l r p a l C M 5 3 4 : S o C h r C l r p a l C M 5 3 5 : S o C h r C l r p a l C M 5 3 6 : S o C h r C l r p a l C M 5 3 7 : S o C h r C l r p a l C M 5 3 8 : S o C h r C l r p a l C M 5 3 9 : S o C h r C l r p a l C M 5 4 0 : S o C h r C l r p a l C M 5 4 1 : S o C h r C l r p a l C M 5 4 2 : S o C h r C l r p a l C M 5 4 3 : S o C h r C l r p a l C M 5 4 4 : S o C h r C l r p a l C M 5 4 5 : S o C h r C l r p a l C M 5 4 6 : S o C h r C l r p a l C M 5 4 7 : S o C h r C l r p a l C M 5 4 8 : S o C h r C l r p a l C M 5 4 9 : S o C h r C l r p a l C M 5 5 0 : S o C h r C l r p a l C M 5 5 1 : S o C h r C l r p a l C M 5 5 2 : S o C h r C l r p a l C M 5 5 3 : S o C h r C l r p a l C M 5 5 4 : S o C h r C l r p a l C M 5 5 5 : S o C h r C l r p a l C M 5 5 6 : S o C h r C l r p a l C M 5 5 7 : S o C h r C l r p a l C M 5 5 8 : S o C h r C l r p a l C M 5 5 9 : S o C h r C l r p a l C M 5 6 0 : S o C h r C l r p a l C M 5 6 1 : S o C h r C l r p a l C M 5 6 2 : S o C h r C l r p a l C M 5 6 3 : S o C h r C l r p a l C M 5 6 4 : S o C h r C l r p a l C M 5 6 5 : S o C h r C l r p a l C M 5 6 6 : S o C h r C l r p a l C M 5 6 7 : S o C h r C l r p a l C M 5 6 8 : S o C h r C l r p a l C M 5 6 9 : S o C h r C l r p a l C M 5 7 0 : S o C h r C l r p a l C M 5 7 1 : S o C h r C l r p a l C M 5 7 2 : S o C h r C l r p a l C M 5 7 3 : S o C h r C l r p a l C M 5 7 4 : S o C h r C l r p a l C M 5 7 5 : S o C h r C l r p a l C M 5 7 6 : S o C h r C l r p a l C M 5 7 7 : S o C h r C l r p a l C M 5 7 8 : S o C h r C l r p a l C M 5 7 9 : S o C h r C l r p a l C M 5 8 0 : S o C h r C l r p a l C M 5 8 1 : S o C h r C l r p a l C M 5 8 2 : S o C h r C l r p a l C M 5 8 3 : S o C h r C l r p a l C M 5 8 4 : S o C h r C l r p a l C M 5 8 5 : S o C h r C l r p a l C M 5 8 6 : S o C h r C l r p a l C M 5 8 7 : S o C h r C l r p a l C M 5 8 8 : S o C h r C l r p a l C M 5 8 9 : S o C h r C l r p a l C M 5 9 0 : S o C h r C l r p a l C M 5 9 1 : S o C h r C l r p a l C M 5 9 2 : S o C h r C l r p a l C M 5 9 3 : S o C h r C l r p a l C M 5 9 4 : S o C h r C l r p a l C M 5 9 5 : S o C h r C l r p a l C M 5 9 6 : S o C h r C l r p a l C M 5 9 7 : S o C h r C l r p a l C M 5 9 8 : S o C h r C l r p a l C M 5 9 9 : S o C h r C l r p a l C M 6 0 0 : S o C h r C l r p a l C M 6 0 1 : S o C h r C l r p a l C M 6 0 2 : S o C h r C l r p a l C M 6 0 3 : S o C h r C l r p a l C M 6 0 4 : S o C h r C l r p a l C M 6 0 5 : S o C h r C l r p a l C M 6 0 6 : S o C h r C l r p a l C M 6 0 7 : S o C h r C l r p a l C M 6 0 8 : S o C h r C l r p a l C M 6 0 9 : S o C h r C l r p a l C M 6 1 0 : S o C h r C l r p a l C M 6 1 1 : S o C h r C l r p a l C M 6 1 2 : S o C h r C l r p a l C M 6 1 3 : S o C h r C l r p a l C M 6 1 4 : S o C h r C l r p a l C M 6 1 5 : S o C h r C l r p a l C M 6 1 6 : S o C h r C l r p a l C M 6 1 7 : S o C h r C l r p a l C M 6 1 8 : S o C h r C l r p a l C M 6 1 9 : S o C h r C l r p a l C M 6 2 0 : S o C h r C l r p a l C M 6 2 1 : S o C h r C l r p a l C M 6 2 2 : S o C h r C l r p a l C M 6 2 3 : S o C h r C l r p a l C M 6 2			

Figure 6-7

CPU Warning Temperature: this item is to setting the Max. Temperature of CPU before it will have warning alarm.

Shutdown Temperature: this item is to setting the temperature for system shutdown , the choice: from 60 ° C to 70 ° C

6.8 Frequency/Voltage Control

CMOS Setup Utility – Copyright © 1984-2000 Award Software
Frequency/Voltage Control

Auto Detect DIMM/PCI CLK Spread Spectrum Host CPU/DIMM/PCI Clock CPU Clock Ratio	Enabled Disabled Default X3	Item Help
		Menu Level ➤

Figure 6-8

- ♦ **Auto Detect DIMM/PCI CLK:** This item allows you to enable/disable auto detect DIMM/PCI Clock.
3dVp.LdOht ard8yM. It ard8zM
M
- ♦ **Host CPU/DIMM/PCI Clock:** These item appear if you have set the CPU internal Core Speed to manual. Use the CPU/DIMM/PCI Clock to set the system bus frequency for the installed processor (usually 133 MHz, 100MHz or 66 MHz).
3dVp.LdOht ard8yM. It ard8zM
M
- ♦ **07 pl CoS:** This item allows you to select the CPU ratio.
From X3 to X8

6.9 Defaults Menu

Selecting “Defaults” from the main menu shows you two options which are described below :

- ◆ **Load Fail-Save Defaults:**

When you press <Enter> on this item you get a confirmation dialog box with a message similar to:

Load Fail-Save Defaults (Y/N) ? **N**

Pressing 'Y' loads the Fail-Save default values that are factory settings for normal performance system operations.

- ◆ **Load Optimized Defaults:**

When you press <Enter> on this item you get a confirmation dialog box with a message similar to:

Load Optimized Defaults (Y/N) ? **N**

Pressing 'Y' loads the Optimized default values for the most stable, optimal performance system operations.

6.10 Supervisor/User Password Setting

You can set either supervisor or user password, or both of them. The differences between are:

supervisor password : can enter and change the options of the setup menus.

user password : just can only enter but do not have the right to change the options of the setup menus. When you select this function, the following message will appear at the center of the screen to assist you in creating a password.

ENTER PASSWORD:

Type the password, up to eight characters in length, and press <Enter>. The password typed now will clear any previously entered password from CMOS memory. You will be asked to confirm the password. Type the password again and press <Enter>. You may also press <Esc> to abort the selection and not enter a password.

To disable a password, just press <Enter> when you are prompted to enter the password. A message will confirm the password will be disabled. Once the password is disabled, the system will boot and you can enter Setup freely.

PASSWORD DISABLED.

When a password has been enabled, you will be prompted to enter it every time you try to enter Setup. This prevents an unauthorized person from changing any part of your system configuration.

Additionally, when a password is enabled, you can also require the BIOS to request a password every time your system is rebooted. This would prevent unauthorized use of your computer.

You determine when the password is required within the BIOS Features Setup Menu and its Security option (see Section 3). If the Security option is set to "System", the password will be required both at boot and at entry to Setup. If set to "Setup", prompting only occurs when trying to enter Setup.

6.11 Exit Selecting

Save & Exit Setup

Pressing <Enter> on this item asks for confirmation:

Save to CMOS and EXIT (Y/N)? Y

Pressing “Y” stores the selections made in the menus in CMOS – a special section of memory that stays on after you turn your system off. The next time you boot your computer, the BIOS configures your system according to the Setup selections stored in CMOS. After saving the values the system is restarted again.

Exit Without Saving

Pressing <Enter> on this item asks for confirmation:

Quit without saving (Y/N)? Y

This allows you to exit Setup without storing in CMOS any change. The previous selections remain in effect. This exits the Setup utility and restarts your computer.

6.12 POST Messages

During the Power On Self-Test (POST), if the BIOS detects an error requiring you to do something to fix, it will either sound a beep code or display a message.

If a message is displayed, it will be accompanied by:

PRESS F1 TO CONTINUE, CTRL-ALT-ESC OR DEL TO ENTER SETUP

POST Beep

Currently there are two kinds of beep codes in BIOS. This code indicates that a video error has occurred and the BIOS cannot initialize the video screen to display any additional information. This beep code consists of a single long beep followed by two short beeps. The other code indicates that your DRAM error has occurred. This beep code consists of a single long beep repeatedly.

Error Messages

One or more of the following messages may be displayed if the BIOS detects an error during the POST. This list includes messages for both the ISA and the EISA BIOS.

CMOS BATTERY HAS FAILED

CMOS battery is no longer functional. It should be replaced.

CMOS CHECKSUM ERROR

Checksum of CMOS is incorrect. This can indicate that CMOS has become corrupt. This error may have been caused by a weak battery. Check the battery and replace if necessary.

DISK BOOT FAILURE, INSERT SYSTEM DISK AND PRESS ENTER

No boot device was found. This could mean that either a boot drive was not detected or the drive does not contain proper system boot files. Insert a system disk into Drive A: and press <Enter>. If you assumed the system would boot from the hard drive, make sure the controller is inserted correctly and all cables are properly attached. Also be sure the disk is formatted as a boot device. Then reboot the system.

DISKETTE DRIVES OR TYPES MISMATCH ERROR - RUN SETUP

Type of diskette drive installed in the system is different from the CMOS definition. Run Setup to reconfigure the drive type correctly.

DISPLAY SWITCH IS SET INCORRECTLY

Display switch on the motherboard can be set to either monochrome or color. This indicates the switch is set to a different setting than indicated in Setup. Determine which setting is correct, and then either turn off the system and change the jumper, or enter Setup and change the VIDEO selection.

DISPLAY TYPE HAS CHANGED SINCE LAST BOOT

Since last powering off the system, the display adapter has been changed. You must configure the system for the new display type.

EISA Configuration Checksum Error PLEASE RUN EISA CONFIGURATION UTILITY

The EISA non-volatile RAM checksum is incorrect or cannot correctly read the EISA slot. This can indicate either the EISA non-volatile memory has become corrupt or the slot has been configured incorrectly. Also be sure the card is installed firmly in the slot.

EISA Configuration Is Not Complete PLEASE RUN EISA CONFIGURATION UTILITY

The slot configuration information stored in the EISA non-volatile memory is incomplete.

Note: When either of these errors appear, the system will boot in ISA mode, which allows you to run the EISA Configuration Utility.

ERROR ENCOUNTERED INITIALIZING HARD DRIVE

Hard drive cannot be initialized. Be sure the adapter is installed correctly and all cables are correctly and firmly attached. Also be sure the correct hard drive type is selected in Setup.

ERROR INITIALIZING HARD DISK CONTROLLER

Cannot initialize controller. Make sure the cord is correctly and firmly installed in the bus. Be sure the correct hard drive type is selected in Setup. Also check to see if any jumper needs to be set correctly on the hard drive.

FLOPPY DISK CNTRLR ERROR OR NO CNTRLR PRESENT

Cannot find or initialize the floppy drive controller. make sure the controller is installed correctly and firmly. If there are no floppy drives installed, be sure the Diskette Drive selection in Setup is set to NONE.

Invalid EISA Configuration

PLEASE RUN EISA CONFIGURATION UTILITY

The non-volatile memory containing EISA configuration information was programmed incorrectly or has become corrupt. Re-run EISA configuration utility to correctly program the memory.

NOTE: When this error appears, the system will boot in ISA mode, which allows you to run the EISA Configuration Utility.

KEYBOARD ERROR OR NO KEYBOARD PRESENT

Cannot initialize the keyboard. Make sure the keyboard is attached correctly and no keys are being pressed during the boot.

If you are purposely configuring the system without a keyboard, set the error halt condition in Setup to HALT ON ALL, BUT KEYBOARD. This will cause the BIOS to ignore the missing keyboard and continue the boot.

Memory Address Error at ...

Indicates a memory address error at a specific location. You can use this location along with the memory map for your system to find and replace the bad memory chips.

Memory parity Error at ...

Indicates a memory parity error at a specific location. You can use this location along with the memory map for your system to find and replace the bad memory chips.

MEMORY SIZE HAS CHANGED SINCE LAST BOOT

Memory has been added or removed since the last boot. In EISA mode use Configuration Utility to reconfigure the memory configuration. In ISA mode enter Setup and enter the new memory size in the memory fields.

Memory Verify Error at ...

Indicates an error verifying a value already written to memory. Use the location along with your system's memory map to locate the bad chip.

OFFENDING ADDRESS NOT FOUND

This message is used in conjunction with the I/O CHANNEL CHECK and RAM PARITY ERROR messages when the segment that has caused the problem cannot be isolated.

OFFENDING SEGMENT:

This message is used in conjunction with the I/O CHANNEL CHECK and RAM PARITY ERROR messages when the segment that has caused the problem has been isolated.

PRESS A KEY TO REBOOT

This will be displayed at the bottom screen when an error occurs that requires you to reboot. Press any key and the system will reboot.

PRESS F1 TO DISABLE NMI, F2 TO REBOOT

When BIOS detects a Non-maskable Interrupt condition during boot, this will allow you to disable the NMI and continue to boot, or you can reboot the system with the NMI enabled.

RAM PARITY ERROR - CHECKING FOR SEGMENT ...

Indicates a parity error in Random Access Memory.

Should Be Empty But EISA Board Found

PLEASE RUN EISA CONFIGURATION UTILITY

A valid board ID was found in a slot that was configured as having no board ID.

NOTE; When this error appears, the system will boot in ISA mode,

which allows you to run the EISA Configuration Utility.

**Should Have EISA Board But Not Found
PLEASE RUN EISA CONFIGURATION UTILITY**

The board installed is not responding to the ID request, or no board ID has been found in the indicated slot.

NOTE: When this error appears, the system will boot in ISA mode, which allows you to run the EISA Configuration Utility.

Slot Not Empty

Indicates that a slot designated as empty by the EISA Configuration Utility actually contains a board.

NOTE: When this error appears, the system will boot in ISA mode, which allows you to run the EISA Configuration Utility.

SYSTEM HALTED, (CTRL-ALT-DEL) TO REBOOT ...

Indicates the present boot attempt has been aborted and the system must be rebooted. Press and hold down the CTRL and ALT keys and press DEL.

**Wrong Board In Slot
PLEASE RUN EISA CONFIGURATION UTILITY**

The board ID does not match the ID stored in the EISA non-volatile memory.

NOTE: When this error appears, the system will boot in ISA mode, which allows you to run the EISA Configuration Utility.

FLOPPY DISK(S) fail (80) → Unable to reset floppy subsystem.

FLOPPY DISK(S) fail (40) → Floppy Type mismatch.

Hard Disk(s) fail (80) → HDD reset failed

Hard Disk(s) fail (40) → HDD controller diagnostics failed.

Hard Disk(s) fail (20) → HDD initialization error.

Hard Disk(s) fail (10) → Unable to recalibrate fixed disk.

Hard Disk(s) fail (08) → Sector Verify failed.

Keyboard is locked out - Unlock the key.

BIOS detect the keyboard is locked. P17 of keyboard controller is pulled low.

Keyboard error or no keyboard present.

Cannot initialize the keyboard. Make sure the keyboard is attached correctly and no keys are being pressed during the boot.

Manufacturing POST loop.

System will repeat POST procedure infinitely while the P15 of keyboard controller is pull low. This is also used for M/B burn in test.

BIOS ROM checksum error - System halted.

The checksum of ROM address F0000H-FFFFFH is bad.

Memory test fail.

BIOS reports the memory test fail if the onboard memory is tested error.

6.13 POST Codes

POST (hex)	Description
CFh	Test CMOS R/W functionality.
C0h	Early chipset initialization: shadow RAM -Disable L2 cache (socket 7 or below) -Program basic chipset registers

POST (hex)	Description
C1h	Detect memory -Auto-detection of DRAM size, type and ECC. -Auto-detection of L2 cache (socket 7 or below)
C3h	Expand compressed BIOS code to DRAM
C5h	Call chipset hook to copy BIOS back to E000 & F000 shadow RAM.
0h1	Expand the Xgroup codes locating in physical address 1000:0
02h	Reserved
03h	Initial Superio Early Init switch.
04h	Reserved
05h	1. Blank out screen 2. Clear CMOS error flag
06h	Reserved
07h	1. Clear 8042 interface 2. Initialize 8042 self-test
08h	1. Test special keyboard controller for Winbond 977 series Super I/O chips. 2. Enable keyboard interface.
09h	Reserved
0Ah	1. Disable PS/2 mouse interface (optional). 2. Auto detect ports for keyboard & mouse followed by a port & interface swap (optional). 3. Reset keyboard for Winbond 977 series Super I/O chips.
0Bh	Reserved
0Ch	Reserved
0Dh	Reserved
0Eh	Test F000h segment shadow to see whether it is R/W-able or not. If test fails, keep beeping the speaker.
0Fh	Reserved
10h	Auto detect flash type to load appropriate flash R/W codes into the run time area in F000 for ESCD & DMI support.
11h	Reserved

POST (hex)	Description
12h	Use walking 1's algorithm to check out interface in CMOS circuitry. Also set real-time clock power status, and then check for override.
13h	Reserved
14h	Program chipset default values into chipset. Chipset default values are MODBINable by OEM customers.
15h	Reserved
16h	Initial Early_Init_Onboard_Generator switch.
17h	Reserved
18h	Detect CPU information including brand, SMI type (Cyril or Intel) and CPU level (586 or 686).
19h	Reserved
1Ah	Reserved
1Bh	Initial interrupts vector table. If no special specified, all H/W interrupts are directed to SPURIOUS_INT_HDLR & S/W interrupts to SPURIOUS_soft_HDLR.
1Ch	Reserved
1Dh	Initial EARLY_PM_INIT switch.
1Eh	Reserved
1Fh	Load keyboard matrix (notebook platform)
20h	Reserved
21h	HPM initialization (notebook platform)
22h	Reserved

POST (hex)	Description
23h	1. Check validity of RTC value: e.g. a value of 5Ah is an invalid value for RTC minute. 2. Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead. 3. Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information. 4. Onboard clock generator initialization. Disable respective clock resource to empty PCI & DIMM slots. 5. Early PCI initialization: -Enumerate PCI bus number -Assign memory & I/O resource -Search for a valid VGA device & VGA BIOS, and put it into C000:0.
24h	Reserved
25h	Reserved
26h	Reserved
27h	Initialize INT 09 buffer
28h	Reserved
29h	1. Program CPU internal MTRR (P6 & PII) for 0-640K memory address. 2. Initialize the APIC for Pentium class CPU. 3. Program early chipset according to CMOS setup. Example: onboard IDE controller. 4. Measure CPU speed. 5. Invoke video BIOS.
2Ah	Reserved
2Bh	Reserved
2Ch	Reserved
2Dh	1. Initialize multi-language 2. Put information on screen display, including Award title, CPU type, CPU speed
2Eh	Reserved
2Fh	Reserved
30h	Reserved
31h	Reserved

POST (hex)	Description
32h	Reserved
33h	Reset keyboard except Winbond 977 series Super I/O chips.
34h	Reserved
35h	Reserved
36h	Reserved
37h	Reserved
38h	Reserved
39h	Reserved
3Ah	Reserved
3Bh	Reserved
3Ch	Test 8254
3Dh	Reserved
3Eh	Test 8259 interrupt mask bits for channel 1.
3Fh	Reserved
40h	Test 8259 interrupt mask bits for channel 2.
41h	Reserved
42h	Reserved
43h	Test 8259 functionality.
44h	Reserved
45h	Reserved
46h	Reserved
47h	Initialize EISA slot
48h	Reserved
49h	1. Calculate total memory by testing the last double word of each 64K page 2. Program writes allocation for AMD K5 CPU.
4Ah	Reserved
4Bh	Reserved
4Ch	Reserved
4Dh	Reserved

POST (hex)	Description
4Eh	1. Program MTRR of M1 CPU 2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range. 3. Initialize the APIC for P6 class CPU. 4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.
4Fh	Reserved
50h	Initialize USB
51h	Reserved
52h	Test all memory (clear all extended memory to 0)
53h	Reserved
54h	Reserved
55h	Display number of processors (multi-processor platform)
56h	Reserved
57h	1. Display PnP logo 2. Early ISA PnP initialization -Assign CSN to every ISA PnP device.
58h	Reserved
59h	Initialize the combined Trend Anti-Virus code.
5Ah	Reserved
5Bh	(Optional Feature) Show message for entering AWDFLASH.EXE from FDD (optional)
5Ch	Reserved
5Dh	1. Initialize Init_Onboard_Super_IO switch. 2. Initialize Init_Onboard_AUDIO switch.
5Eh	Reserved
5Fh	Reserved
60h	Okay to enter Setup utility; i.e. not until this POST stage can users enter the CMOS setup utility.
61h	Reserved
62h	Reserved
63h	Reserved
64h	Reserved

POST (hex)	Description
65h	Initialize PS/2 Mouse
66h	Reserved
67h	Prepare memory size information for function call: INT 15h ax=E820h
68h	Reserved
69h	Turn on L2 cache
6Ah	Reserved
6Bh	Program chipset registers according to items described in Setup & Auto-configuration table.
6Ch	Reserved
6Dh	1. Assign resources to all ISA PnP devices. 2. Auto assign ports to onboard COM ports if the corresponding item in Setup is set to "AUTO".
6Eh	Reserved
6Fh	1. Initialize floppy controller 2. Set up floppy related fields in 40:hardware.
70h	Reserved
71h	Reserved
72h	Reserved
73h	(Optional Feature) Enter AWDFLASH.EXE if : -AWDFLASH is found in floppy drive. -ALT+F2 is pressed
74h	Reserved
75h	Detect & install all IDE devices: HDD, LS120, ZIP, CDROM.....
76h	Reserved
77h	Detect serial ports & parallel ports.
78h	Reserved
79h	Reserved
7Ah	Detect & install co-processor
7Bh	Reserved
7Ch	Reserved
7Dh	Reserved
7Eh	Reserved

POST (hex)	Description
7Fh	1. Switch back to text mode if full screen logo is supported. -If errors occur, report errors & wait for keys -If no errors occur or F1 key is pressed to continue: ♦Clear EPA or customization logo.
80h	Reserved
81h	Reserved
82h	1. Call chipset power management hook. 2. Recover the text font used by EPA logo (not for full screen logo) 3. If password is set, ask for password.
83h	Save all data in stack back to CMOS
84h	Initialize ISA PnP boot devices
85h	1. USB final Initialization 2. NET PC: Build SYSID structure 3. Switch screen back to text mode 4. Set up ACPI table at top of memory. 5. Invoke ISA adapter ROMs 6. Assign IRQs to PCI devices 7. Initialize APM 8. Clear noise of IRQs.
86h	Reserved
87h	Reserved
88h	Reserved
89h	Reserved
90h	Reserved
91h	Reserved
92h	Reserved
93h	Read HDD boot sector information for Trend Anti-Virus code

POST (hex)	Description
94h	1. Enable L2 cache 2. Program boot up speed 3. Chipset final initialization. 4. Power management final initialization 5. Clear screen & display summary table 6. Program K6 write allocation 7. Program P6 class write combining
95h	1. Program daylight saving 2. Update keyboard LED & typematic rate
96h	1. Build MP table 2. Build & update ESCD 3. Set CMOS century to 20h or 19h 4. Load CMOS time into DOS timer tick 5. Build MSIRQ routing table.
FFh	Boot attempt (INT 19h)

C

C

C

C

C

C

C

C

C

C

Chapter 7 Drivers Installation

P

Olaf C. Snp

P

1. You must have more than 33MB memory on your system in order to install WINDOWS NT VGA driver.
2. If you are using Windows 95, you must update to Windows 95 OSR2.1 or later version.
3. If you are using Windows NT, you must update to Server Pack 4 or later version.
4. We are assuming your CD-ROM is X drive.
5. Multi language supported for both VGA and Sound drivers installation.

C

C

7.1 VGA Driver Installation

VGA Driver

Windows95/Windows98 :

Run X : \MF-810\VGA\WIN9X\VGA\SETUP.EXE

Windows NT 4.0 :

Run X : \MF-810\VGA\WINNT_4.0\VGA\SETUP.EXE

Please follow on screen instruction to complete your installation.

C

C

C

C

C

C

C

C

82801/82802 INF DRIVER

Windows 95 :

1. Install USB Supportment Driver From win95 CD Driver (OSR2.1 Support USB Need).
2. Install X : \MF-810\ INTELINF\SETUP.EXE and follow on screen instruction.
3. After re-start your computer, just simply click NEXT to choose Windows default driver.

Windows 98 :

1. Install X : \MF-810\ INTELINF\SETUP.EXE and follow on screen instruction.
2. After re-start your computer, at prompt of asking for ICHxIDE.CAT, please points to C:\WINDOWS\CATROOT , otherwise just simply click NEXT to choose Windows default driver.

Please follow on screen instruction to complete your installation.

C
C
C
C
C

Sound Driver

1. For Windows 95/98 user, before you install Sound Driver, please remove PCI Multimedia Audio device under “OTHER DEVICE” of “DEVICE MANAGER”.
2. Windows 95 : Run X : \MF-810\SOUND\WIN95\DRV\SETUP.EXE
3. Windows 98 : Run X : \MF-810\SOUND\WIN98\SETUP.EXE
4. WindowsNT 4.0 : Run X : \MF-810\SOUND\NT4\SETUP.EXE
5. AUDIO RACK : Run X : \MF-810\SOUND\AP\SETUP.EXEC

C
C
C
C

10/100Mbit Fast Ethernet Driver

You must go to Realtek Web site to download the RTL8139C driver to update the fast Ethernet driver.

The Web site is :

<http://www.realtek.com.tw/>

Windows 95 : X : \R8139C\WIN95\

Windows 98 : X : \R8139C\WIN98\

Windows 2000 : X : \R8139C\WIN2000\

C

PC Health Software

Windows 95 : Run X : \MF-810\HWDOCTOR\SETUP.EXE

Windows 98 : Run X : \MF-810\HWDOCTOR\SETUP.EXE

NOTES	1. For Windows 95 user : You must run SETUP.EXE twice in order to complete this installation. The computer will install device identification at first time when you run SETUP.EXE. When you finish, you need re-start your computer manually and run SETUP.EXE once again to install correspond driver. 2. <i>Please follow on screen instruction to complete your installation.</i> 3. Please refer to HELP for Windows 95/98 relate questions.
-------	---

C

T

T

T

T

T

Suspend Type (STR)

1. Please set "ACPI Suspend Type" at "Power Management Setup" from BIOS to S3(STR) mode, and save the setting.
2. Since default setting of Power Management within Windows 98 is APM (Advanced Power Management) mode, you must change it to ACPI (Advanced Configuration and Power Interface) mode at **the Control Surface** in order to have STR function.
3. When you installing Windows 98, please use following command to add ACPI function in to Windows 98.

SETUP /P J

Note : You can find ACPI mode under "System Device" of "Device Manager" after you installed Windows 98.

4. After you have successfully installed Windows 98, please install your VGA, INF, and SOUND driver.
5. You can then choose "STAND BY" from the "SHUT DOWN" option under "START" to get into STR mode.

6. To wake up your system, please press Power Button to power on and wait 9~12 seconds to return back original Windows 98 screen.

C

C

C

C

C

C

C

Keyboard and Password/Hot-key/PS/2 Mouse Function

This Mother board has two ways to Power On System, one is use power button the other is use keyboard. This document description how to use keyboard to control Power On function.

2. MuotSnpl:p

7. hapOSAaI pBMoSn pOSAaI g nyp

Please setting both JP4 2-3 closed. In this condition the system will ignore the BIOS SETUP "Power On Function" under "INTEGRATED PERIPHERALS", system only can power on by Power Button.

2. MuotSn p2:p

7. hapKaf 6SCr pOChASIr /pHSaI 5af pOS/2p0 SMapOSAaI g n p c aI CMa pbaotnb)yp

You have to setting both JP4 1-2 closed. In this setting you can change BIOS SETUP to "Password" or "Hot-key" "PS/2 Mouse" in "Power On Function" item under "INTEGRATED PERIPHERAL SETUP".

m:p When choose "Password", then user can setting your password in "KB Power On Password" item. After save CMOS SETUP, the next time want to power on, you have to key in your password to power on, otherwise the system will not power on.

B:p When choose "Hot-key" or "PS/2 Mouse" , then user can choose by key in Hot-key or Push Mouse button, or use Power button to power on system.

7.2 Question and Answer:

Q1: When you forget password or the system can not power on by power button?

Answer: There has two solution of this problem:

- sol 1:** 1st : Turn off the Power Supply by ON/OFF switch.
2nd: Clear CMOS by JP19 2-3 closed about 10 sec and move the Jumper to 1-2 closed for Normal use.
3rd: Switch ON the Power Supply by ON/OFF switch.
4th: Follow Function 1 or Function 2 to setting your Power On Function.

- sol 2:** Change the Jumper setting both JP4 2-3 closed . Let you can use power button to Power On your system, and you can setting BIOS again. In this condition you can choose use Function 1 (use Power Button Power On) or use Function 2 (Use Keyboard Password/ Hot-key Power On) to setting your system.

Q2: When use Function 2 use keyboard Password/Hot-key Power On, there has keyboard error problem?

Answer: This is the Power Supply 5V standby current too small can not drive the keyboard.

- sol:** If your Power Supply 5V StandBy current is not enough to drive keyboard. You can not use keyboard password/Hot-key power on Function, Please change the Jumper setting JP3 2-3 closed only can use Function 1: Power Button Power On.

C
C
C
C
C
C
C
C
C
C
C


Quick Installation Guide

Driver Installation

After you have successfully added Windows 9x/NT to your hard drive, insert Windows 9x/NT CD.

T

Intel810 inf files



It is necessary to set up the

2. Insert Windows 9x/NT CD. It will automatically add the driver to the Windows 9x/NT CD.

Intel® firmware 82802 firmware hub device.

--Windows will automatically find driver if not specify.

Intel® 82801AA LPC Controller.

--Driver is in Windows95/98 CD.

Intel® 82801AA Ultra ATA Controller.


--Driver is under "C:\Windows\catroot." (only Windows98)

USB Root Hub.


--Driver is in Windows95/98 CD.

System will restart.

VGA Driver



Sound driver



Refer to your instruction manual for more detailed information