

















JP1 K/B POWER
1-2 = ATX POWER
2-3 = AT POWER



LAYOUT FOR SLOT 1 USES A THERMISTOR




5595B






TECHNICA HOUSE CORP.






Title	5595-2
Size	Document Number
REV	MF-530
REV	1.0
Date	June 17, 1999
Sheet	4 of 20





J3 ON = CYRIX CPU LINER MODE.




TECHNICA HOUSE CORP.





EXTERNAL POWER DOWN
HOST SLOW DECODE
INTERRUPT DISABLE
VSEOFF ENABLE




Close EDGE

MCLK LEADED SOCLK

MD39	MD38	MD37	MD36	TIME
0	0	0	0	+0.5ns
0	0	0	0	+1.5ns
0	0	0	0	+2.0ns
0	0	0	0	+2.5ns
0	0	0	0	+3.0ns
0	0	0	0	+3.5ns
0	0	0	0	+4.0ns
0	0	0	0	+4.5ns
0	0	0	0	+5.0ns
0	0	0	0	+5.5ns
0	0	0	0	+6.0ns
0	0	0	0	+6.5ns
0	0	0	0	+7.0ns
0	0	0	0	+7.5ns
0	0	0	0	+8.0ns

MDCLK LEADED CPUCLK


MD43	MD42	MD41	MD40	TIME
0	0	0	0	-2.0ns
0	0	0	0	-1.5ns
0	0	0	0	-1.0ns
0	0	0	0	-0.5ns
0	0	0	0	+0.5ns
0	0	0	0	+1.0ns
0	0	0	0	+1.5ns
0	0	0	0	+2.0ns
0	0	0	0	+2.5ns
0	0	0	0	+3.0ns
0	0	0	0	+3.5ns
0	0	0	0	+4.0ns
0	0	0	0	+4.5ns
0	0	0	0	+5.0ns





TECHNICA HOUSE CORP.





Title
DIMM1 & DIMM2
Size Document Number
B MF-530
Date: June 17, 1999 Sheet 8 of 20



R254 STUFFED = PANEL LINK LOD





SHARE MEMORY ENABLE
JP13 ON = SHARE MEMORY
OFF = DISABLE INT VGA




THESE COMPONENTS MUST BE CLOSED TO VGA CONNECTOR

NOTE:
SIS IS NOT RESPONSIBLE FOR
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY.














FOR 5595A : 74F32 STUFF, R295 OPEN
 FOR 5595B : 74F32 OPEN, R295 STUFF
 FOR .16-511 ADDRESS DECODE



TECHNICA HOUSE CORP.







- FOR
- 1: TV-OUT FOUNTION.
 - 2: PANEL LINK FOUNTION.
 - 3: LVDS FOUNTION.
- THREE OPTIONS :
- 1 : You can use S1140(TMD5) & DFP connector on board.
 - 2 : You can use DS90CF561(LVDS) & 74F374 & DFP connector on board.
 - 3: You can use SIS-DFP connector on board.



TECHNICA HOUSE CORP.

Title
SIS-DFP CONNECTOR



Size
Document Number
B MF-530

Date
June 17, 1999 Sheet 1

2[VDDMC0..7] VDDMC0..7
2[VHRC0..11] VHRC0..11

4M

8M



RESERVED FOR VGA BIOS



TECHNICA HOUSE CORP.

Title SDRAM (1M16)
Size Document Number MF-530
B
Date: June 14, 1999 Sheet 19 0

OPEN: TO DISABLE (ISOLATE) THE RTL8139A
SHORT: TO ENABLE THE RTL8139A

