


CLOCK SYNTHESIZER

J2 = OFF HOST CLOCK BY 4 TEST 100 CPU RUN 133MHz
JP2 = 1-2 & J2 ON BY CPU SET




SYSTEM ROM

FLASH SOCKET

8,17,19,23 **MEM#** **SDIO..193** **SDIO..151** **SDIO..151** 8,17,19,23


+5V Boot block protect (disabled)
+12V Programming BIOS (Enabled) Default



1-2 100/66# BY CPU SELECT
2-3 HOST FOR 100

FCC ID: 02PMILLENNIUM-X


Note : This strong pullup resistor on SLIP# is necessary when using an LAI




Title	440BX ATX
Size Document Number	SL071
REV	A
Date	October 28, 1993
Sheet	1 of 27




5,7 MDFC 633




DIMM SOCKET 1



NOTE ON ALL DIMM SOCKETS
Pin 147 should be pulled to a high state
to accommodate registered DIMMs.







Title 440BX ATX
Size/Document Number PIX4.B
Date: October 28, 1993 Sheet 9 of 37


[illegible]

A circuit diagram showing a voltage divider. A 10k resistor is connected between VCC3 and a node. A 0.1uF capacitor is connected between this node and ground. The output voltage is labeled as 0.1uF.



Frequency Multiplier: (System Bus to Process Core)	LINT1 KC7	LINT0 KC5	IGNNE# KC3	R2OM# KC1	
3	L	L	H	L	200
4	L	L	L	H	266
5	L	L	H	H	333
5/2	L	H	L	L	166
7/2	L	H	H	L	233
9/2	L	H	L	H	300














ONNOM Function
FROM PANEL SWITCH
1-2 on CAN control function always enabled.
2-3 on PRISM function always enabled.

Note : If ONNOM function is not used ,
Please connect 10V5B to VCC




OPTION
FOR BIOS DETECTION OF A FLOPPY DRIVE





OPEN: TO DISABLE (ISOLATE) THE RTL8139A
 SHORT: TO ENABLE THE RTL8139A



DE-COUPLE CAPS OF RTL8139A MUST BE PLACED AS CLOSE TO CHIP AS POSSIBLE.

MUST BE PLACED AS CLOSE TO CHIP

