

Racal Communications, Inc.
PROPRIETARY INFORMATION

This information is proprietary to Racal Communications, Inc. (RCI) and represents intellectual property which shall not be disclosed or released, except to comply with specific contractual requirements. This information is provided on a limited basis and does not include any manufacturing rights. This information shall remain the property of RCI.

Racal 25, DSP Software Document

Prepared by: Daniel Halper

Revision: 1.7

© Copyright 1998, Racal Communications, Inc.
All rights reserved.

May 20, 1999

Chapter 4

Transmit (TX) Mode

4.1 Transmit Chain Structure

Most of the signal processing performed while the radio is transmitting depends on its operational mode. The four possible modes are APCO Project 25 voice mode, APCO Project 25 Data mode, CVSD DES mode, and analog FM mode. The software modules that make up these modes is shown in Figure 4.1. This figure shows a block diagram containing the major signal processing functions and buffers. The diagram covers the software components and buffers from the codec input to the digital to analog converter (DAC) output.

APCO Project 25 Data mode is currently under development. Information contained in this document that refers to the data mode should be considered preliminary design specifications.

4.2 TX Circular Buffers

Typically, circular buffers that are accessed using C code rely on the circular buffer structure described in Chapter 3. The transmit buffers, and their associated pointer structures, are listed in Table 4.1. The setup code for these buffers is located in the file `gt_cbuf.c`. Notice that a physical buffer may be accessed using multiple pointer structures.




Figure 4.1: Transmit Chain Block Diagram.

Buffer Access, Pointer Structure	Physical Buffer	Description
<i>Front-end buffers (Audio):</i>		
X: codec_cbuf Y: audio_cbuf X: sidetone_cbuf	X: codec_rx_buffer[256] Y: audio_buffer[256] X: codec_tx_buffer[256]	Holds samples received from the CODEC. Used to output DTMF tones to speaker.
<i>Intermediate processor buffers:</i>		
X: phys_interface_cbuf	X: phys_interface_buffer[140]	
<i>CVSD DES:</i>		
X: tx_upsampled_audio_cbuf X: tx_cvdsd_encoded_audio_cbuf X: tx_cvdsd_des_symbol_cbuf	X: modulation_buffer[256] X: tx_cvdsd_encoded_audio_buffer[256] X: symbol_buffer[256]	
<i>APCO:</i>		
X: tx_symbol_cbuf X: tx_filtered_symbol_cbuf	X: symbol_buffer[256] X: modulation_buffer[256]	
<i>Analog FM:</i>		
X: tx_filtered_audio_cbuf X: tx_limited_audio_cbuf X: tx_shaped_audio_cbuf	X: modulation_buffer[256] X: limited_audio_buffer[256] X: tx_cvdsd_encoded_audio_buffer[256]	
<i>Back-end buffers (Transceiver interface):</i>		
X: modem_cbuf Y: txvr_cbuf	X: modem_buffer[128] Y: txvr_buffer[740]	

Table 4.1: Transmit Chain Circular Buffers

4.5.2 APCO 25 Physical Layer Task

The physical layer task (`pt_task()`) is responsible for converting the binary dibit data stream into a sampled waveform, which is then fed to the Modulation Module of Figure 4.1. The 4.8 kbps, dibit data stream is converted to a 48 kbps, real valued waveform. The code for the physical layer task is located in the file `pt_task.c`. Figure 4.2 shows the APCO physical layer processing in the form of a block diagram.




Figure 4.2: APCO Physical Layer Block Diagram

The physical layer task starts by calculating how many dibits have been written to the `phys_interface_cbuf[]` buffer. It then checks to see how much space, in the output buffer `modem_cbuf[]`, is available for processed data. This is calculated by dividing the number of available words in the output buffer by the overall interpolation value of 10. This value is then compared to the number of dibits in the input buffer, and the smaller of the two values is selected. This gives the number of dibits that can be processed. The number of dibits to process must be greater than `SYMBOL_SINC_FILTER_UPSAMPLE_RATE = 2`, or the function exits.

Symbol Mapper

The symbol mapper converts the 4.8 kHz dibit data stream into a 4.8 kHz real valued data stream. The dibit to symbol mapping is given in Table 4.3. This table corresponds to a value of 0.0375 for the scaling factor `C4FM_SYM_SIZE`, shown in Figure 4.2.

Dibit Value	Symbol Value	Scaled Symbol Value
01	3.0	0.1125
00	1.0	0.0375
10	-1.0	-0.0375
11	-3.0	-0.1125

Table 4.3: Dibit to Symbol Mapping

The dibit to symbol mapping is performed by using the dibit value as an index into the symbol array `c4fm_symbol[]`, which holds the scaled symbol values given in Table 4.3. The dibit sample stream is then written to the `tx_symbol_cbuf[]` buffer.

Raised Cosine and Shaping Filter

The shaping and sinc compensation filter is applied to the 4.8 kHz real valued data stream. This filter up samples by two to produce a 9.6 kHz sampled waveform. The magnitude response for this filter is shown in Figure 4.3. This figure shows three traces. The *shaping* trace is the shaping filter frequency response specified in Section 9.3 of Reference [8]. The *raised cos* trace is the frequency

response of the raised cosine filter, also specified in Reference [8]. The *combined* trace is the frequency response of the filter used in the DSP code. It shows that the DSP filter is indeed the combination of the shaping and raised cosine filters specified in the APCO standards. Figure 4.4 shows the impulse response for the combined filter.




Figure 4.3: Raised Cosine & Shaping Filter Frequency Response

Because the combined filter interpolates by two, the output data is also scaled by a factor of two. The 62 coefficients, of the combined filter, are split into two sets. The first set consists of the odd numbered coefficients c_i ; $i \in \{1, 3, 5, \dots, 61\}$, and the second set consists of the even numbered coefficients c_i ; $i \in \{2, 4, 6, \dots, 62\}$. This interleaving of coefficients allows the filter to be implemented in C, using Equation A.11, page 100. For each dibit, two output samples are produced. The first output sample is the result of applying the first 31 filter coefficients to the input data located in the `tx_symbol_cbuf[]` buffer. The second output sample is the result of applying the second 31 coefficients to the input data.

Interpolation by 5

Figure 4.5 shows the frequency response of the interpolate by five filter. This filter is used to bring the sample rate of the output from the combined filter up to 48 kbps. Notice that a gain factor of five is built into the coefficients. This accounts for the attenuation caused by the interpolation process. This filter also has its 50 coefficients interleaved according to Equation A.12.




Figure 4.4: Raised Cosine & Shaping Filter Impulse Response




Figure 4.5: Interpolate by 5 Filter Frequency Response

4.6 CVSD DES Module

4.6.1 CVSD Encoder and DES encryption

4.6.2 CVSD Physical Layer

The CVSD physical layer converts CVSD encoded and DES encrypted bit stream, described in the previous section, to sampled waveform that is suitable for processing by the Modulation Module of Figure 4.1. This conversion is shown in the block diagram of Figure 4.6.




Figure 4.6: CVSD Physical Layer Block Diagram

Data Unpacking

When the radio is in CVSD DES mode, the buffer `phys_interface_cbuf[]` contains packed, DES encrypted, CVSD data bits. Each buffer location holds 24 of these packed bits. The most recently received data bit is located in the LSB of the buffer word. Therefore, the bits need to be processed starting with the MSB. The bit unpacking block in Figure 4.6 illustrates the unpacking procedure for the case of three bits per word.

Symbol Mapper

The symbol mapper converts the binary data stream into a real valued data stream. The bit to symbol mapping is given in Table 4.4. This table corresponds to a value of 0.2375 for the scaling factor `CVSD_SYMBOL_SCALE`, shown in Figure 4.6.

Bit Value	Symbol Value	Scaled Symbol Value
0	-1.0	-0.2375
1	1.0	0.2375

Table 4.4: CVSD Bit to Symbol Mapping

Raised Cosine and Shaping Filter

The raised cosine and shaping filter is a 64-tap linear phase, FIR filter. The frequency response for this filter is shown in Figure 4.7, and the filter's impulse response is shown in Figure 4.8. This filter also acts as an interpolation filter and has its coefficients interleaved according to Equation A.11.




Figure 4.7: Raised Cosine & Shaping Filter Frequency Response




Figure 4.8: Raised Cosine & Shaping Filter Impulse Response

End of Message (EOM) Indicator

The end of a transmission is signaled by transmitting 160 ms of alternating ones and zeros. This allows the receiving radio to squelch the audio output, before the transmitting radio stops transmitting.

The physical layer produces the EOM indicator by replacing the packed input data with the 24-bit value 0xAAAAAA. This is shown in Figure 4.6 by the switch preceding the data unpacking block. Transmission is disabled after 80 EOM words are sent. This gives

$$(80 \text{ words}) \left(\frac{24 \text{ bits}}{\text{word}} \right) \left(\frac{4 \text{ samples}}{\text{bit}} \right) \left(\frac{48 \times 10^3 \text{ samples}}{\text{sec}} \right)^{-1} = 160 \text{ ms.} \quad (4.1)$$

4.8 Modulation Module

This module prepares the signal for transmission by the transceiver. Section 4.9 gives an overview of how the DSP baseband outputs are converted into a FM modulated waveform.




Figure 4.11: Modulation Module Block Diagram

The operation of this module is shown in the block diagram of Figure 4.11. The baseband signal is split into a reference oscillator signal and a VCO signal. This allows independent scale and offset values for each signal. The variable `tx_mod_balance` scales the reference oscillator voltage, so that the maximum frequency deviation is constant for all RF channels. The variable `tx_modulation` does the same thing for the VCO signal. Temperature compensation of the reference oscillator is accomplished by varying the value of `tx_tune`. The value of this variable is read from the serial EEPROM and passed to the DSP by the host processor. Adding `MOD_HALF_SCALE` to the VCO signal moves the DC bias point of the varactor diode to one half the DAC reference voltage. Table 4.5 gives the correlation between the variables in Figure 4.11 and those of Equation 4.4.

Code Variable	Parameter
<code>tx_mod_balance</code>	k_a
<code>tx_modulation</code>	k_b
<code>tx_tune</code>	c_a
<code>MOD_HALF_SCALE</code>	c_b

Table 4.5: Modulation Calibration Variables

4.8.1 DAC Data Formatting

4.9 FM Modulation

The Racal 25 uses a two port modulation technique, shown in Figure 4.12, to convert the base band signal $m(t)$ into a FM modulated signal $s(t)$.

The DSP outputs separate signals to channel A and channel B of the DAC. The DAC's outputs produce the analog versions of these signals. These signals are defined by

$$\begin{aligned} y_a(t) &= k_a m(t) + c_a \\ y_b(t) &= k_b m(t) + c_b. \end{aligned} \quad (4.4)$$




Figure 4.12: Two Port, FM Modulation Block Diagram

The constant c_a equals the DC constant from the temperature compensation table, and c_b equals a DC value selected so that the VCO operates in the linear region for the varactor diode. Figure 4.13 illustrates the form of the varactor diode capacitance vs. voltage plot. For the Racal 25 transceiver, it was found that a bias voltage of 2.5 volts put the average operating point of the varactor in the center of its linear region.




Figure 4.13: Plot Illustrating the VCO Linear Region

The values of k_a and k_b are a function of the carrier frequency. A higher carrier frequency requires smaller values of k_a and k_b for a given frequency deviation. For each individual transceiver, these values are determined and stored in the transceiver's serial EEPROM. Once a transmit channel has been selected, the control processor supplies the DSP with the appropriate values for the tuned channel. See Section 4.8.1 for the formatting and use of the variables described in Equation 4.4.

4.9.1 Modulation Calibration

Racal Communications

25 May 1999

Federal Communications Commission
EQUIPMENT APPROVAL SERVICES
P.O. Box 358315
Pittsburgh, PA 15251-5315

Racal Communications, Inc.
5 Research Place
Rockville, Maryland 20850
Tel (301) 948-4420
Fax (301) 948-6015

Attention: Authorization and Evaluation Division

Reference: FCC ID: OKC4101256, Model #: PRC6894

CONFIDENTIAL

Pursuant to Sections 0.457 (d)(1)(ii) and 0.459 of the Commission's Rules, the Applicant hereby requests confidential treatment of some of the information accompanying this Application, as listed below:

1. Schematics: [4200675 Rev A]
2. Tuning Procedure: [1800123 Rev B]
3. Tuning Procedure: [1800138 Rev A]
4. List of active devices [For the Racal-25 VHF Transceiver dated May 3, 1999]
5. Block diagram [4101257-501 Block Diagram dated May 12, 1999]
6. Theory of Operation [Racal-25, DSP Software Document Rev 1.7]

These materials contain trade secrets and proprietary information not customarily released to the public. The public disclosure of these matters might be harmful to the Applicant and provide unjustified benefits to its competitors.

The Applicant understands that pursuant to Rule 0.457 (d)(1)(ii), disclosure of the Application and all accompanying documentation will not be made before the date of Grant for this Application.

Sincerely,

 5/25/99

Racal Communications, Inc.
Robert A. Braun
Vice President - Contracts

RACAL