

1. Block Diagram

1.1 Top Level Block Diagram




Figure 1.1 – TOP Level Block Diagram

1.2 RF Section






Figure 1.2 – RF Section Block Diagram

1.3 Digital Section




1.3 DIGITAL SECTION BLOCK DIAGRAM

1.3.1 Ethernet MAC/ PHY to Microprocessor Interface




1.3.1 ETHERNET MAC / PHY To MICROPROCESSOR INTERFACE BLOCK DIAGRAM

1.3.2 Processor Memory to Microprocessor Interface



1.3.2 PROCESSOR MEMORY To MICROPROCESSOR INTERFACE BLOCK DIAGRAM

1.3.3 MAC Interface



1.3.3 MAC INTERFACE BLOCK DIAGRAM

