

AN11806

TWR-POSCARD Hardware description

Rev. 1.0 — 3 March 2016
366410

Application note
COMPANY CONFIDENTIAL

Document information

Info	Content
Keywords	TWR_POSCARD, SPI, E.M.V, Kinetis, PN5180, TDA8035
Abstract	This application note describe the TWR_POSCARD evaluation board to be used with NXP's Kinetis K80 family chip.



Revision history

Rev	Date	Description
1.0	20160303	Initial revision

Contact information

For more information, please visit: <http://www.nxp.com>

1. Presentation

TWR-POSCARD is a peripheral module board to be used with NXP's Tower system.




Fig 1. Tower System

1.1 Daughter board

TWR-POSCARD is a peripheral board that can be plugged into a tower system to add Contact and Contactless EMV reader functionality.

TWR-POSCARD is the below board:




Fig 2. TWR-POSCARD V2 Top view

This board can be plugged as in Fig 1, using the TWR-ELEV boards (side connector boards).

When plugging this board, the Primary and Secondary connection sides have to be respected. PCI secondary and primary connector are identified on TWR-POSCARD, and on TWR-ELEV card, see below figure.




Fig 3. TWR-Elev: Secondary and Primary

1.2 Architecture

The TWR-POSCARD peripheral board embeds ICs to provide Contact and Contactless payment functionalities.

The board uses the following ICs:

- PN5180: NXP Contactless Front-end reader
- TDA8035: NXP Contact Front-end reader device.

Both devices are compliant with latest payment specifications (EMVCo)

The reader ICs are controlled by an MCU or processor module, through the side connectors, plugged on Tower system.

In order to interface with smart cards, the TWR-POSCARD board is autonomous as it embeds an antenna connected to PN5180 to interact with Contactless cards, and a contact smart card connector, connecting the smart card to the TDA8035.




Fig 4. Architecture view

1.3 Configuration

The TWR-POSCARD peripheral board embeds several configuration jumpers. They are used to enable several Tower MCU or processor modules to be used as the controller.

Below table shows the default configuration when the TWR-K80F150M is used as the MCU module. Other configurations can be set depending on the MCU or processor module board that is used.



Table 1. Configuration jumpers for K81


Jumper Name	Function	Options (default in bold)	Connection
J1	PN5180 SPI NSS	SPI1_CS0 - Pin B9 on Elevator SPI0_CS0 - Pin B46 on Elevator	1-2 2-3
J2	PN5180 SPI MISO	SPI1_MISO - Pin B11 on Elevator SPI0_MISO - Pin B44 on Elevator	1-2 2-3
J3	PN5180 SPI MOSI	SPI1_MOSI - Pin B10 on Elevator SPI0_MOSI - Pin B45 on Elevator	1-2 2-3
J4	PN5180 SPI SCL	SPI1_CLK - Pin B7 on Elevator SPI0_CLK - Pin B48 on Elevator	1-2 2-3
J5	PN5180 IRQ	IRQ_A - Pin B62 on Elevator IRQ_F - Pin B57 on Elevator	1-2 2-3
J6	TDA8035 Presence N	PWM3 - Pin A37 on Elevator GPIO14 - Pin A50 on Elevator ULPI_DATA1 - Pin C22 on Elevator	1-3 3-5 4-6
J7	TDA8035 Clock input	PWM1 - Pin A39 on Elevator PWM0 - Pin A40 on Elevator I2S1_DIN_SCK - Pin C58 on Elevator	1-3 3-5 4-6
J8	TDA8035 RSTIN	GPIO17 - Pin A53 on Elevator PWM2 - Pin A38 on Elevator I2S1_DIN_WS - Pin C59 on Elevator	1-3 3-5 4-6
J9	TDA8035 IOUC	ETH_RXDV_1 - Pin A16 on Elevator I2S0_DOUT_SCK - Pin A22 on Elev.	1-2 2-3
J10	TDA8035 IOUC	UART0_TX - Pin A42 on Elevator UART1_TX - Pin A44 on Elevator	1-2 2.3
J11	TDA8035 IOUC	I2S1_DOUT1 - Pin C61 on Elevator	1-2
J12 1-3-5	TDA8035 CMDVCCN	ULPI_DATA4 - Pin C25 on Elevator GPIO1 - Pin B21 on Elevator	1-3 3-5
J12 2-4-6	TDA8035 OFFN	IRQ_C - Pin B60 on Elevator IRQ_B - Pin B61 on Elevator	2-4 4-6
J16 1-2	Connect MCU_ICC_PDA37	PWM3 - Pin A37 on Elevator	1-2


Jumper Name	Function	Options (default in bold)	Connection
J16 3-4	Connect MCU_ICC_RST_A38	PWM2 - Pin A38 on Elevator	3-4
J19	PN5180 BUSY	IRQ_D - Pin B59 on Elevator IRQ_E - Pin B58 on Elevator	1-2 2-3
J20	PN5180 RESET	SPI1_CS1 - Pin B58 on Elevator	1-2
J21 1-2	Connect MCU_MSR_DATA	TMR1 - Pin A33 on Elevator	1-2
J21 3-4	Connect MCU_MSR_STROBE	TMR0 - Pin A34 on Elevator	1-2
J22	Connect MCU_ICC_CVVV_SEL0	GPIO3 - Pin B23 on Elevator	1-2
J23	Connect MCU_ICC_CVVV_SEL1	GPIO9 - Pin A9 on Elevator	1-2

2. Design files

2.1 Schematics








Jumper table

HDR	JUMPER SETTINGS
J1	1-3 or 3-5 or 4-6
J2	1-3 or 3-5 or 4-6
J3	1-3 or 3-5 or 4-6
J7	(1-3 or 3-5) and (2-4 or 4-6)

Fig 8. Contact Jumper settings






Fig 10. Tower Connector - Secondary




Fig 11. Other

2.2 Layout and placement




Fig 12. Board placement




Fig 13. Layout TOP




Fig 14. Layer in #1




Fig 15. Layer in #2




Fig 16. Layout Bottom

3. Legal information

3.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

3.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

3.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

3.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE — is a trademark of NXP Semiconductors N.V.

4. Contents

1. Presentation.....3

1.1 Daughter board 4

1.2 Architecture 6

1.3 Configuration.....8

2. Design files 10

2.1 Schematics.....10

2.2 Layout and placement.....16

3. Legal information 21

3.1 Definitions 21

3.2 Disclaimers.....21

3.3 Licenses.....21

3.4 Trademarks.....21

4. Contents.....22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.