










Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3	ADC2		
Date:		Thursday, July 10, 2014	Sheet 1 of 1






Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	
Date: Thursday, July 10, 2014		
Sheet 1 of 1		


12V
MAX1800mA




Title			COST_DOWN_DIF	
Size	Document	Number	Rev	
A3	POWER_TREE			
Date:		Thursday, July 10, 2014	Sheet	2 of 19




Title		
COST_DOWN_DIF		
Size	Document Number	Rev
A4	FPGA_2V5	
Date:	Thursday, July 10, 2014	Sheet 3 of 19




Title		
COST_DOWN_DIF		
Size	Document Number	Rev
A4	FPGA_1V1	
Date:	Thursday, July 10, 2014	Sheet 4 of 19











Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3	DAC1		
Date:		Thursday, July 10, 2014	Sheet 7 of 19









Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3	DAC2		
Date:		Thursday, July 10, 2014	Sheet 9 of 19







Title			
<Title>			
Size	Document	Number	Rev
A3	<Doc>		
Date:	Thursday, July 10, 2014	Sheet	2 of 5








Title <Title>				
Size A3	Document Number <Doc>			Rev
Date:	Thursday, July 10, 2014	Sheet	3 of 5	




Title			
<Title>			
Size	Document	Number	Rev
A3	<Doc>		
Date:	Thursday, July 10, 2014	Sheet	4 of 5










File	<Title>
Size	Document Number
A2	<Doc>
Date	Thursday, July 10, 2014
Sheet	5 of 5





Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 24 of 88








Title	ADC1
Size	C
Document Number	<Doc>
Date	Thursday, May 10, 2014
Sheet	1 of 18













Title DAC2			
Size C	Document <Doc>	Rev	
Date: Thursday, July 10, 2014		Sheet	5 of 18









Title			
FPGA_BANK34/35/36			
Size	Document	Number	Rev
B	<Doc>		
Date:	Thursday, July 10, 2014	Sheet	8 of 18







U42M




U42N








U42O





Title		
FPGA_SERDES		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 11 of 18



Title		
IF_OUT		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 12 of 18



Title		
POWER_SUPPLY1		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 14 of 18



Title			POWER_SUPPLY2		
Size C	Document Number <Doc>	Rev			
Date: Thursday, July 10, 2014		Sheet 15 of 18			

