

Note:
If SPS mode, then R11 10k ohm pull-low, R21 NC and L2 2.2 uH.
If LDO mode, then R11 NC, R21 10k ohm pull-high and L2 0 ohm.

C7(4.7 uF) -> C6(0.1 uF) -> Pin1
placing order in PCB layout

BQB_UART_IN
Must be placed
the reserved 0 ohm
resistor for BQB Uart test.



TP6 1 -> I2C_SDA BQB Uart_Out

TP7 1 -> I2C_SCL BQB Uart_In


RTL8761BUV QFN32

Note:
BT_STE is "TEST_MODE_SEL" power on latch pin.
Must be placed the pull-low 10 kohm resistor to GND.

Note:
BT_VD12SYN power pin must be placed
1 uF and 2 pF capacitor in parallel.

RFIO & pi-matching circuit

Depending on antenna design,
this pi-matching is decided by customer



RFIO


Note:
BT_WAKE_HOST is "EEPROM_SEL"
power on latch pin.
Must be placed the pull-low 10 kohm
resistor to GND.

Note:
"DIS_BT_N" pin could be
connected to the host to
implement reset function.


Note:
3.3 V power pin recommended cap type is X5R/10V or above.
1.2 V power pin recommended cap type is X5R/5.3V or above.
RF power pin (Pin 13, 14, 16 & 17) cap value can not
be less than 1 uF.

40MHz xtal clock

Note:
1. The spec of 40 Mhz xtal is with
recommended loading cap 9 pF.
2. The loading capacitance is implemented
in RTL8761BUV IC, C12 & C13 should be
NC but must be placed for reservation.



USB plug-in connection



RTL8761BUV_QFN32			
File	RTL8761BUV/IBTV		
Size	Document Number		Rev
A2	<Doc>		A
Date:	Tuesday, February 11, 2020	Sheet	1 of 1