








Software Version : Pin 39(PI027) ID0= 0
 Pin 38(/WR) = PU : ROM 16bit
 Pin 32(JTAGEN)=PU : JTAG enable
 Pin 33(ATPGEN)=PD : Saen chain disable
 Pin 117(TXEN1/CLKJMP)=PU : Multiple PLL enable
 Pin 116(TXD1_3/PDIVD1) = PU
 Pin 115(TXD1_2/PDIVD0) = PU
 Pin 114(TXD1_1/PFEREQ1) = PD
 Pin 112(TXD1_0/PFEREQ0) = PU
 Pin 28(OTR1/SBWSSEL)=PU : Slow bus disable



Prepared : Peter Ku
 Issued Date:
 Title PRS-201WU
 Size B Document Number CPU
 Date: Monday, January 20, 2003 Sheet 1 of 5
 Rev 0A2



Prepared: Peter Ku			
Issued Date:			
Title			
PRS-201WU			
Size	Document Number	Rev	
B	Memory	0A2	
Date:	Monday, January 20, 2003	Sheet	2 of 5



Prepared : Peter Ku			
Issued Date :			
Title PRS-201WU			
Size B	Document Number Wireless & power		Rev 0A2
Date	Monday, January 20, 2003	Sheet	5 of 5