

Revision history

0	12/20/2014	Initial version

1. Overview
2. Features
3. Hardware specification
 - 3.1 System block diagram
 - 3.2 Module signal description
 - 3.3 Module GPIO pin functions
 - 3.4 Electrical characteristics
 - 3.5 Power up sequence
 - 3.6 Power consumption
 - 3.7 RF characteristics
4. Layout guide
5. Mechanical interface specification
6. Ordering Information

1. Overview

In translation

2. Features

Operating voltage : 3.3V

Operating temperature : 0 - 85 °C

CPU Cortex-M4 @ 120MHz

- o Flash 512KB
- o Memory 128KB

Wi-Fi system

- o IEEE 802.11b/g/n
- o Single stream 1x1
- o Single-band 2.4GHz
- o Green Tx power saving mode
- o Low power listen mode
- o Data rates up to 150Mbps
- o Data rates up to 1-52Mbps for 802.11 b/g, data rates up to 150Mbps for 802.11n (MCS0-7).
- o Networking protocol support : IPv4/IPv6, TCP/UDP, ARP/NDP, DHCPv4, ICMPv6
- o Full security support : WPS, WPA, WPA2, WAPI, WEP, TKIP
- o Each Tx power calibrated

Software and stack

- o Real Time OS : MQX
- o Architecture of internet software : Alljoyn
- o iOS homekit frame and MFi supported
- o Bootloader encrypted with RSA2048/SHA-256
- o Update firmware via WiFi or UART
- o Drivers of interfaces of MCU

Suitable integrated development environment

- o IAR EWARM V7.10 or above
- o GCC ARM V4.8.4 or above

3. Hardware Specification
3.1 System block diagram




Figure-1 QFM-2202 system block diagram

3.2 Module signal description




Figure-2 QFM-2202 top view




Figure-3 QFM-2202 pinout top view

Table-1 QFM-2202 pin assignment and description

Signal name	Pin	Type	Description
GND	1, 19, 29, 47	Power	Ground
VDD_MCU	27	Power	3.3V power supply for K22
VDD33	35	Power	3.3V power supply for QCA4002
RSV	2, 3, 4, 5, 36	N/A	Reserved for factory use, NC
USB_MCU_DM	14		USB FS/LS OTG controller with onchip transceiver.
USB_MCU_DP	15		
ADC0_DP0	16	AI	16-bit SAR ADCs converting at 1.2 MS/s in 12bit mode.
ADC0_DP3	17	AI	
DAC0_OUT	18	AO	12-bit DAC.
nRESET	28	DI	K22 POR reset, active LOW.
EZP_nCS ¹	23	DI ²	EzPort Chip Select
SPI1_EXT_CS0	6	DIO ²	Peripheral Chip Select
SPI1_EXT_SIN	7	DI ²	Serial Data In
SPI1_EXT_SOUT	8	DO ²	Serial Data Out
SPI1_EXT_CLK	9	DIO ²	Serial Clock
JTAG_MCU_TCLK	10	DI ²	JTAG Test Clock / Serial Wire Clock
JTAG_MCU_TDI	11	DI ²	JTAG Test Data Input
JTAG_MCU_TDO	21	DO ²	JTAG Test Data Output
JTAG_MCU_nTRST	22	DI ²	JTAG Reset
JTAG_MCU_TMS	32	DIO ²	JTAG Test Mode Selection / Serial Wire Data
I2C1_DAT	12	DIO ²	Bidirectional serial data line of the I2C system
I2C1_CLK	13	DIO ²	Bidirectional serial clock line of the I2C system
I2C0_DAT	25	DIO ²	Bidirectional serial data line of the I2C system
I2C0_CLK	26	DIO ²	Bidirectional serial clock line of the I2C system
MCU_UART0_RXD	20	DI ²	Receive data
MCU_UART0_RTS	30	DO ²	Request to send
MCU_UART0_CTS	31	DI ²	Clear to send
MCU_UART0_TXD	34	DO ²	Transmit data
MCU_UART1_RXD	38	DI ²	Receive data
MCU_UART1_TXD	40	DO ²	Transmit data
MCU_UART1_CTS	41	DI ²	Clear to send
MCU_UART1_RTS	42	DO ²	Request to send
I2S0_TXD0	24	DO ²	Transmit Data. The transmit data is generated synchronously by the bit clock and is tristated whenever not transmitting a word.
I2S0_TX_BCLK	33	DIO ²	Transmit Bit Clock. The bit clock is an input when externally generated and an output when internally generated.
I2S0_TX_FS	39	DIO ²	Transmit Frame Sync. The frame sync is an input sampled synchronously by the bit clock when externally generated and an output generated synchronously by the bit clock when internally generated.
I2S0_RXD0	43	DI ²	Receive Data. The receive data is sampled synchronously by the bit clock.
I2S0_RX_BCLK	44	DIO ²	Receive Bit Clock. The bit clock is an input when externally generated and an output when internally generated.
I2S0_MCLK	45	DIO ²	Audio Master Clock. The master clock is an input when externally generated and an output when

			internally generated.
I2S0_RX_FS	46	DIO ²	Receive Frame Sync. The frame sync is an input sampled synchronously by the bit clock when externally generated and an output generated synchronously by the bit clock when internally generated.
MCU_GPIO5	37	DIO ²	

¹ Minimum 2 bus clock cycles of EZP_nCS=0 after reset will force K22 enter into EZP mode.

² All IOs are with multiplexed functions. See table-2 for details.

3.3 Module GPIO pin functions

Table-2 QFM-2202 GPIO pin functions

Signal	Pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
EZP_nCS	23	NMI_b/ EZP_CS_b		PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
SPI1_EXT_CS0	6	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_RTS_b	FTM0_CH4	FB_AD2	EWM_IN	SPI1_PCS0	
SPI1_EXT_SIN	7	DISABLED		PTD7		UART0_TX	FTM0_CH7		FTM0_FLT1	SPI1_SIN	
SPI1_EXT_SOUT	8	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH6	FB_AD0	FTM0_FLT0	SPI1_SOUT	
SPI1_EXT_CLK	9	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UART0_CTS_b	FTM0_CH5	FB_AD1	EWM_OUT_b	SPI1_SCK	
JTAG_MCU_TCLK	10	JTAG_TCLK/ SWD_CLK/ EZP_CLK		PTA0	UART0_CTS_b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	EZP_CLK
JTAG_MCU_TDI	11	JTAG_TDI/ EZP_DI		PTA1	UART0_RX	FTM0_CH6				JTAG_TDI	EZP_DI
JTAG_MCU_TDO	21	JTAG_TDO/ TRACE_SWO/ EZP_DO		PTA2	UART0_TX	FTM0_CH7				JTAG_TDO/ TRACE_SWO	EZP_DO
JTAG_MCU_nTRST	22	DISABLED		PTA5	USB_CLKIN	FTM0_CH2			I2S0_TX_BCLK	JTAG_TRST_b	
JTAG_MCU_TMS	32	JTAG_TMS/ SWD_DIO		PTA3	UART0_RTS_b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
I2C1_DAT	12	ADC1_SE4a	ADC1_SE4a	PTC0/ CLKOUT32K	SPI1_PCS1	UART1_TX			I2C1_SDA	RTC_CLKOUT	
I2C1_CLK	13	ADC1_SE5a	ADC1_SE5a	PTC1/ LLWU_P0	SPI1_SOUT	UART1_RX			I2C1_SCL	SPI1_SIN	
I2C0_DAT	25	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_PHB		
I2C0_CLK	26	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_PHA		
MCU_UART0_RXD	20	DISABLED		PTB16	SPI1_SOUT	UART0_RX	FTM_CLKIN0	FB_AD17	EWM_IN		
MCU_UART0_RTS	30	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	UART0_RTS_b			FTM0_FLT3		
MCU_UART0_CTS	31	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	UART0_CTS_b			FTM0_FLT0		
MCU_UART0_TXD	34	DISABLED		PTB17	SPI1_SIN	UART0_TX	FTM_CLKIN1	FB_AD16	EWM_OUT_b		
MCU_UART1_RXD	38	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_BCLK	LPUART0_RX	
MCU_UART1_TXD	40	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11	CMP1_OUT	LPUART0_TX	
MCU_UART1_CTS	41	ADC0_SE4b/ CMP1_IN0	ADC0_SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1	FB_AD12	I2S0_TX_FS	LPUART0_CTS_b	
MCU_UART1_RTS	42	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0	FB_AD13	I2S0_TXD0	LPUART0_RTS_b	
I2S0_TXD0	24	DISABLED		PTA12		FTM1_CH0			I2S0_TXD0	FTM1_QD_PHA	
I2S0_BCLK	33	DISABLED		PTB18		FTM2_CH0	I2S0_TX_BCLK	FB_AD15	FTM2_QD_PHA		
I2S0_TX_FS	39	DISABLED		PTB19		FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_PHB		
I2S0_RXD0	43	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ALT2	I2S0_RXD0	FB_AD10	CMP0_OUT	FTM0_CH2	
I2S0_RX_BCLK	44	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG	I2S0_RX_BCLK	FB_AD9	I2S0_MCLK		
I2S0_MCLK	45	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		FTM3_CH4	I2S0_MCLK	FB_AD7			
I2S0_RX_FS	46	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_OUT	I2S0_RX_FS	FB_AD8			
MCU_GPIO5	37	ADC0_SE14	ADC0_SE14	PTC0	SPI0_PCS4	PDB0_EXTRG	USB_SOF_OUT	FB_AD14			

3.4 Electrical characteristics

3.4.1 Absolute maximum ratings

Table-3 QFM-2202 absolute maximum ratings

Symbol	Description	Min.	Max.	Unit
V _{DD_MCU}	MCU Supply Voltage	-0.3	3.8	V
V _{DD33}	QCA4002 Supply Voltage	-0.3	4.0	V
V _{DIO}	Digital Input Voltage	-0.3	V _{DD_MCU} + 0.3	V
V _{AIO}	Analog ¹	-0.3	V _{DD_MCU} + 0.3	V
I _D	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V _{USB_DP}	USB_DP Input Voltage	-0.3	3.63	V
V _{USB_DM}	USB_DM Input Voltage	-0.3	3.63	V

¹ Analog pins are defined as pins that do not have an associated general purpose I/O port function.

3.4.2 Recommended operating conditions

Table-4 QFM-2202 recommended operating conditions

Symbol	Description	Min.	Max.	Unit
V _{DD_MCU}	MCU Supply Voltage	2.7	3.6	V

V_{DD33}	QCA4002 Supply Voltage	3.14	3.46	V
T_{STG}	Storage temperature	- 40	135	°C
T_A	Operating Temperature	0	85	°C

3.4.3 DC electrical characteristics

Table-5 QFM-2202 DC electrical characteristics

Symbol	Description	Min.	Max.	Unit
V_{IH}	Input High Voltage	$0.7 \times V_{DD_MCU}$	—	V
V_{IL}	Input Low Voltage	—	$0.35 \times V_{DD_MCU}$	V
V_{OH}	Output high voltage Normal drive pad ($I_{OH} = -5mA$) High drive pad ($I_{OH} = -20mA$)	$V_{DD_MCU} - 0.5$ $V_{DD_MCU} - 0.5$	— —	V
V_{OL}	Output low voltage Normal drive pad ($I_{OH} = 5mA$) High drive pad ($I_{OH} = 20mA$)	— —	0.5 0.5	V
I_{OHT}	Output high current total for all ports	—	100	mA
I_{OLT}	Output low current total for all ports	—	100	mA
I_{IN}	Input leakage current (per pin) for full temperature range All pins other than high drive port pins High drive port pins	— —	0.5 0.5	uA
I_{IN}	Input leakage current (total all pins) for full temperature range	—	1.0	uA
R_{PU}	Internal pullup resistors	20	50	kΩ
R_{PD}	Internal pulldown resistors	20	50	kΩ
V_{HYS}	Input Hysteresis	$0.06 \times V_{DD_MCU}$	—	V
I_{ICIO}	Analogue and I/O pin DC injection current - single pin $V_{IN} < V_{SS} - 0.3V$ (Negative current injection) $V_{IN} > V_{DD_MCU} + 0.3V$ (Positive current injection)	-3 —	— +3	mA
I_{ICONT}^1	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins Negative current injection Positive current injection	-25 —	— +25	mA
V_{ODPU}	Open drain pullup voltage level	V_{DD_MCU}	V_{DD_MCU}	V
V_{RAM}	V_{DD_MCU} voltage required to retain RAM	1.2	—	V
V_{POR}^2	Falling V_{DD_MCU} POR detect voltage	0.8	1.5	V

¹ All analogue and I/O pins are internally clamped to V_{SS} and V_{DD_MCU} through ESD protection diodes. If V_{IN} is less than V_{IO_MIN} or greater than V_{IO_MAX} , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R = (V_{IO_MIN} - V_{IN}) / |I_{ICIO}|$. The positive injection current limiting resistor is calculated as $R = (V_{IN} - V_{IO_MAX}) / |I_{ICIO}|$. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.

² Typical value is 1.1V.

3.5 Power up sequence




Figure-4 QFM-2202 power up sequence

3.6 Power consumption

3.6.1 Operating power consumption

Table-6 QFM-2202 operating power consumption

Mode	Standard	Rate	Typ	Unit
Tx	11b	1	247.6	mA
		11	241.2	
	11g	6	246.1	
		54	210.6	
	11n HT20	MCS0	263.0	
		MCS7	217.3	
	11n HT40	MCS0	221.5	
		MCS7	195.5	
Rx	All rates		66.7	mA

3.6.2 Standby power consumption

Table-7 QFM-2202 standby power consumption

Mode	State	Typical current consumption for SPI/UART at 3.3V				
Standby	CHIP_PWD	5uA				
	HOST_OFF	50uA				
	SLEEP	130uA				
Power Save Mode (2.4G) (Low Power Listen disabled) ¹	DTIM period	Current Cons. (uA)	T1 (ms)	T2 (ms)	Tbeacon (ms)	T3 (ms)
	DTIM 1	1090	2.01	0.36	0.99	0.39
	DTIM 3	473	1.99	0.32	1.06	0.41
	DTIM 5	335	1.99	0.30	1.01	0.41
	DTIM 10	258	1.97	0.43	0.97	0.47

¹ Numbers are for switch mode.

3.7 RF characteristics RF

3.7.1 Wireless LAN radio configuration and general specifications

Table-8 Wireless LAN radio configuration and general specifications

Item	Specification		Unit
Country/Domain Code ¹	Reserved		—
Center Frequency	11b	2.412-2.472	GHz
	11g	2.412-2.472	GHz
	11n HT20	2.412-2.472	GHz
	11n HT40	2.422-2.452	GHz
Rate	11b	1, 2, 5.5, 11	Mbps
	11g	6, 9, 12, 18, 24, 36, 48, 54	Mbps
	11n 1stream	MCS0, 1, 2, 3, 4, 5, 6, 7	Mbps
Modulation type	11b	DSSS (CCK, DQPSK, DBPSK)	—
	11g/n	OFDM (64QAM, 16QAM, QPSK, BPSK)	—

¹ This code will be written during calibration.

3.7.2 radio Tx characteristics

Table-9 radio Tx characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F _{tx}	Tx output frequency range	—	2.412	—	2.484	GHz
P _{out}	Output power ¹					
	11b	1 Mbps	—	19	—	dBm
		11 Mbps	—	19	—	dBm
	11g	6 Mbps	—	19	—	dBm
		54 Mbps	—	18	—	dBm
	11n HT20	MCS0	—	20	—	dBm
		MCS7	—	17	—	dBm
	11n HT40	MCS0	—	17	—	dBm
		MCS7	—	14	—	dBm

¹ Performance calculated at the balun. Loss from balun to antenna connector in the test board is 1.2 dB (2.4GHz).

3.7.3 radio Rx characteristics

Table-10 radio Rx characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F _{rx}	Rx input frequency range	—	2.412	—	2.484	GHz
S _{rf}	Sensitivity ¹					
	CCK	1 Mbps				
		2 Mbps				
		5.5 Mbps				
		11 Mbps				
	OFDM	6 Mbps				
		9 Mbps				
		12 Mbps				
		18 Mbps				
		24 Mbps				
		36 Mbps				
		48 Mbps				
		54 Mbps				
	HT20	MCS0				
		MCS1				

		MCS2				
		MCS3				
		MCS4				
		MCS5				
		MCS6				
		MCS7				
	HT40	MCS0				
		MCS1				
		MCS2				
		MCS3				
		MCS4				
		MCS5				
		MCS6				
		MCS7				

¹ Performance measured at the balun. Loss from balun to antenna connector in the test board is 1.2 dB (2.4GHz).

4. Layout guide

- 1) The antenna area should be towards outside of base board. The distance from pin1 or pin47 to edge of board should be smaller than 2mm.
- 2) Red rectangle is the clearance area: on the base board, top and internal layers of the red rectangle should have no shapes or clines; the bottom layer of the red rectangle should have a whole ground shape.




Figure-5 QFM-2202 clearance area for base board

5. Mechanical interface specification

5.1 QFM-2202 module dimensions




Figure-6 QFM-2202 module dimensions top view




Figure-7 QFM-2202 module dimensions bottom view




Figure-8 QFM-2202 module dimensions side view (unit: mm)

6. Ordering Information

Part number	Temperature	Package	MFi & HomeKit
QFM-2202	0 to 85 °C		Not Available
QFM-2202-A	0 to 85 °C		Available

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: -Reorient or relocate the receiving antenna. -

Increase the separation between the equipment and receiver. -

Connect the equipment into an outlet on a circuit different from that to which the receiver is connected. -Consult the dealer or an experienced radio/TV technician for help.

You are cautioned that changes or modifications not expressly approved by the party responsible for compliance could void your authority to operate the equipment.

FCC RF Radiation Exposure Statement: 1. This Transmitter must not be co-located or operating in conjunction with any other antenna or transmitter. 2.

This equipment complies with FCC RF radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum distance of 20 centimeters between the radiator and your body.

Information to OEM integrator

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user manual of the end product. The user manual which is provided by OEM integrators for end users must include the following information in a prominent location.

1. To comply with FCC RF exposure compliance requirements, the antenna used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter, except in accordance with FCC multi-transmitter product

transmitter product procedures.

2. Only those antennas with same type and lesser gain filed under this FCC ID number can be used with this device.
3. The regulatory label on the final system must include the statement: "Contains FCC ID: RUN-QFM2202".
4. The final system integrator must ensure there is no instruction provided in the user manual or customer documentation indicating how to install or remove the transmitter module except such device has implemented two-way authentication between module and the host system.