







11A_Ant1_5260




11A_Ant0_5280




11A_Ant1_5280




11A_Ant0_5320




11A_Ant1_5320




11A_Ant0_5500




11A_Ant1_5500




11A_Ant0_5580




11A_Ant1_5580




11A_Ant0_5700




11A_Ant1_5700




11A_Ant0_5745




11A_Ant1_5745




11A_Ant0_5785




11A_Ant1_5785




11A_Ant0_5825




11A_Ant1_5825




11N20SISO_Ant0_5180




11N20SISO_Ant1_5180




11N20SISO_Ant0_5200




11N20SISO_Ant1_5200




11N20SISO_Ant0_5240




11N20SISO_Ant1_5240




11N20SISO_Ant0_5260




11N20SISO_Ant1_5260




11N20SISO_Ant0_5280




11N20SISO_Ant1_5280




11N20SISO_Ant0_5320




11N20SISO_Ant1_5320




11N20SISO_Ant0_5500




11N20SISO_Ant1_5500




11N20SISO_Ant0_5580




11N20SISO_Ant1_5580




11N20SISO_Ant0_5700




11N20SISO_Ant1_5700




11N20SISO_Ant0_5745




11N20SISO_Ant1_5745




11N20SISO_Ant0_5785




11N20SISO_Ant1_5785




11N20SISO_Ant0_5825




11N20SISO_Ant1_5825




11N40SISO_Ant0_5190




11N40SISO_Ant1_5190




11N40SISO_Ant0_5230




11N40SISO_Ant1_5230




11N40SISO_Ant0_5270




11N40SISO_Ant1_5270




11N40SISO_Ant0_5310




11N40SISO_Ant1_5310




11N40SISO_Ant0_5510




11N40SISO_Ant1_5510




11N40SISO_Ant0_5550




11N40SISO_Ant1_5550




11N40SISO_Ant0_5670




11N40SISO_Ant1_5670




11N40SISO_Ant0_5755




11N40SISO_Ant1_5755




11N40SISO_Ant0_5795




11N40SISO_Ant1_5795




11AC20SISO_Ant0_5180




11AC20SISO_Ant1_5180




11AC20SISO_Ant0_5200




11AC20SISO_Ant1_5200




11AC20SISO_Ant0_5240




11AC20SISO_Ant1_5240




11AC20SISO_Ant0_5260




11AC20SISO_Ant1_5260




11AC20SISO_Ant0_5280




11AC20SISO_Ant1_5280




11AC20SISO_Ant0_5320




11AC20SISO_Ant1_5320




11AC20SISO_Ant0_5500




11AC20SISO_Ant1_5500




11AC20SISO_Ant0_5580




11AC20SISO_Ant1_5580




11AC20SISO_Ant0_5700




11AC20SISO_Ant1_5700




11AC20SISO_Ant0_5745




11AC20SISO_Ant1_5745




11AC20SISO_Ant0_5785




11AC20SISO_Ant1_5785




11AC20SISO_Ant0_5825




11AC20SISO_Ant1_5825




11AC40SISO_Ant0_5190




11AC40SISO_Ant1_5190




11AC40SISO_Ant0_5230




11AC40SISO_Ant1_5230




11AC40SISO_Ant0_5270




11AC40SISO_Ant1_5270




11AC40SISO_Ant0_5310




11AC40SISO_Ant1_5310




11AC40SISO_Ant0_5510




11AC40SISO_Ant1_5510




11AC40SISO_Ant0_5550




11AC40SISO_Ant1_5550




11AC40SISO_Ant0_5670




11AC40SISO_Ant1_5670




11AC40SISO_Ant0_5755




11AC40SISO_Ant1_5755




11AC40SISO_Ant0_5795




11AC40SISO_Ant1_5795




11AC80SISO_Ant0_5210




11AC80SISO_Ant1_5210




11AC80SISO_Ant0_5290




11AC80SISO_Ant1_5290




11AC80SISO_Ant0_5530




11AC80SISO_Ant1_5530




11AC80SISO_Ant0_5610




11AC80SISO_Ant1_5610




11AC80SISO_Ant0_5775




11AC80SISO_Ant1_5775




11N20MIMO_Ant0_5180




11N20MIMO_Ant1_5180



11N20MIMO_Ant0_5200




11N20MIMO_Ant1_5200




11N20MIMO_Ant0_5240




11N20MIMO_Ant1_5240




11N20MIMO_Ant0_5260



11N20MIMO_Ant1_5260




11N20MIMO_Ant0_5280




11N20MIMO_Ant1_5280




11N20MIMO_Ant0_5320




11N20MIMO_Ant1_5320




11N20MIMO_Ant0_5500




11N20MIMO_Ant1_5500




11N20MIMO_Ant0_5580




11N20MIMO_Ant1_5580




11N20MIMO_Ant0_5700




11N20MIMO_Ant1_5700




11N20MIMO_Ant0_5745




11N20MIMO_Ant1_5745




11N20MIMO_Ant0_5785




11N20MIMO_Ant1_5785




11N20MIMO_Ant0_5825




11N20MIMO_Ant1_5825




11N40MIMO_Ant0_5190




11N40MIMO_Ant1_5190




11N40MIMO_Ant0_5230




11N40MIMO_Ant1_5230




11N40MIMO_Ant0_5270




11N40MIMO_Ant1_5270




11N40MIMO_Ant0_5310




11N40MIMO_Ant1_5310




11N40MIMO_Ant0_5510




11N40MIMO_Ant1_5510




11N40MIMO_Ant0_5550




11N40MIMO_Ant1_5550




11N40MIMO_Ant0_5670




11N40MIMO_Ant1_5670




11N40MIMO_Ant0_5755




11N40MIMO_Ant1_5755




11N40MIMO_Ant0_5795




11N40MIMO_Ant1_5795




11AC20MIMO_Ant0_5180




11AC20MIMO_Ant1_5180




11AC20MIMO_Ant0_5200




11AC20MIMO_Ant1_5200




11AC20MIMO_Ant0_5240




11AC20MIMO_Ant1_5240




11AC20MIMO_Ant0_5260



11AC20MIMO_Ant1_5260




11AC20MIMO_Ant0_5280




11AC20MIMO_Ant1_5280




11AC20MIMO_Ant0_5320




11AC20MIMO_Ant1_5320




11AC20MIMO_Ant0_5500




11AC20MIMO_Ant1_5500




11AC20MIMO_Ant0_5580




11AC20MIMO_Ant1_5580




11AC20MIMO_Ant0_5700



11AC20MIMO_Ant1_5700




11AC20MIMO_Ant0_5745




11AC20MIMO_Ant1_5745




11AC20MIMO_Ant0_5785




11AC20MIMO_Ant1_5785




11AC20MIMO_Ant0_5825




11AC20MIMO_Ant1_5825




11AC40MIMO_Ant0_5190




11AC40MIMO_Ant1_5190




11AC40MIMO_Ant0_5230




11AC40MIMO_Ant1_5230




11AC40MIMO_Ant0_5270




11AC40MIMO_Ant1_5270




11AC40MIMO_Ant0_5310




11AC40MIMO_Ant1_5310




11AC40MIMO_Ant0_5510




11AC40MIMO_Ant1_5510




11AC40MIMO_Ant0_5550




11AC40MIMO_Ant1_5550




11AC40MIMO_Ant0_5670




11AC40MIMO_Ant1_5670




11AC40MIMO_Ant0_5755




11AC40MIMO_Ant1_5755




11AC40MIMO_Ant0_5795




11AC40MIMO_Ant1_5795




11AC80MIMO_Ant0_5210




11AC80MIMO_Ant1_5210




11AC80MIMO_Ant0_5290




11AC80MIMO_Ant1_5290




11AC80MIMO_Ant0_5530




11AC80MIMO_Ant1_5530




11AC80MIMO_Ant0_5610



11AC80MIMO_Ant1_5610



11AC80MIMO_Ant0_5775



11AC80MIMO_Ant1_5775

Appendix C: Maximum power spectral density

Test Result

TestMode	Antenna	Channel	Result[dBm/MHz]	Limit[dBm/MHz]	Verdict
11A	Ant0	5180	9.47	<=11	PASS
	Ant1	5180	9	<=11	PASS
	Ant0	5200	9.77	<=11	PASS
	Ant1	5200	9.39	<=11	PASS
	Ant0	5240	8.16	<=11	PASS
	Ant1	5240	8.31	<=11	PASS
	Ant0	5260	9.39	<=11	PASS
	Ant1	5260	8.24	<=11	PASS
	Ant0	5280	8.12	<=11	PASS
	Ant1	5280	7.53	<=11	PASS
	Ant0	5320	7.5	<=11	PASS
	Ant1	5320	6.82	<=11	PASS
	Ant0	5500	5.63	<=11	PASS
	Ant1	5500	7.27	<=11	PASS
	Ant0	5580	8.54	<=11	PASS
	Ant1	5580	8.67	<=11	PASS
	Ant0	5700	9.41	<=11	PASS
	Ant1	5700	9.64	<=11	PASS
	Ant0	5745	7.94	<=30	PASS
	Ant1	5745	10.07	<=30	PASS
	Ant0	5785	9.53	<=30	PASS
	Ant1	5785	11.08	<=30	PASS
	Ant0	5825	10.96	<=30	PASS
	Ant1	5825	10.03	<=30	PASS
11N20SISO	Ant0	5180	8.4	<=11	PASS
	Ant1	5180	8.55	<=11	PASS
	Ant0	5200	9.71	<=11	PASS
	Ant1	5200	8.34	<=11	PASS
	Ant0	5240	7.87	<=11	PASS
	Ant1	5240	7.68	<=11	PASS
	Ant0	5260	7.75	<=11	PASS
	Ant1	5260	7.44	<=11	PASS
	Ant0	5280	7.83	<=11	PASS
	Ant1	5280	7.25	<=11	PASS
	Ant0	5320	7.25	<=11	PASS
	Ant1	5320	6.41	<=11	PASS
	Ant0	5500	5.55	<=11	PASS
	Ant1	5500	5.82	<=11	PASS

	Ant0	5580	8.14	<=11	PASS
	Ant1	5580	7.96	<=11	PASS
	Ant0	5700	8.62	<=11	PASS
	Ant1	5700	9.28	<=11	PASS
	Ant0	5745	7.77	<=30	PASS
	Ant1	5745	9.85	<=30	PASS
	Ant0	5785	8.47	<=30	PASS
	Ant1	5785	11.65	<=30	PASS
	Ant0	5825	10.64	<=30	PASS
	Ant1	5825	12.08	<=30	PASS
11N40SISO	Ant0	5190	5.08	<=11	PASS
	Ant1	5190	6.18	<=11	PASS
	Ant0	5230	4.46	<=11	PASS
	Ant1	5230	5.41	<=11	PASS
	Ant0	5270	4.23	<=11	PASS
	Ant1	5270	5.06	<=11	PASS
	Ant0	5310	1.32	<=11	PASS
	Ant1	5310	3.33	<=11	PASS
	Ant0	5510	-1.07	<=11	PASS
	Ant1	5510	1.27	<=11	PASS
	Ant0	5550	4.56	<=11	PASS
	Ant1	5550	5.61	<=11	PASS
	Ant0	5670	4.72	<=11	PASS
	Ant1	5670	6.83	<=11	PASS
	Ant0	5755	4.61	<=30	PASS
	Ant1	5755	5.32	<=30	PASS
	Ant0	5795	5.7	<=30	PASS
	Ant1	5795	5.74	<=30	PASS
11AC20SISO	Ant0	5180	8.69	<=11	PASS
	Ant1	5180	9.47	<=11	PASS
	Ant0	5200	10.24	<=11	PASS
	Ant1	5200	9.49	<=11	PASS
	Ant0	5240	8.61	<=11	PASS
	Ant1	5240	8.36	<=11	PASS
	Ant0	5260	8.6	<=11	PASS
	Ant1	5260	9.46	<=11	PASS
	Ant0	5280	8.08	<=11	PASS
	Ant1	5280	8.8	<=11	PASS
	Ant0	5320	7.53	<=11	PASS
	Ant1	5320	8.05	<=11	PASS
	Ant0	5500	4.74	<=11	PASS
	Ant1	5500	8.1	<=11	PASS
	Ant0	5580	8.27	<=11	PASS

	Ant1	5580	9.72	<=11	PASS
	Ant0	5700	8.96	<=11	PASS
	Ant1	5700	10.36	<=11	PASS
	Ant0	5745	7.99	<=30	PASS
	Ant1	5745	9.87	<=30	PASS
	Ant0	5785	9.23	<=30	PASS
	Ant1	5785	10.46	<=30	PASS
	Ant0	5825	11.54	<=30	PASS
	Ant1	5825	10.55	<=30	PASS
11AC40SISO	Ant0	5190	6.97	<=11	PASS
	Ant1	5190	7.21	<=11	PASS
	Ant0	5230	6.41	<=11	PASS
	Ant1	5230	6.87	<=11	PASS
	Ant0	5270	6.23	<=11	PASS
	Ant1	5270	7.01	<=11	PASS
	Ant0	5310	4.27	<=11	PASS
	Ant1	5310	5.24	<=11	PASS
	Ant0	5510	1.31	<=11	PASS
	Ant1	5510	3.05	<=11	PASS
	Ant0	5550	6.66	<=11	PASS
	Ant1	5550	7.86	<=11	PASS
	Ant0	5670	6.95	<=11	PASS
	Ant1	5670	6.39	<=11	PASS
	Ant0	5755	6.7	<=30	PASS
	Ant1	5755	7.5	<=30	PASS
	Ant0	5795	7.28	<=30	PASS
	Ant1	5795	8.16	<=30	PASS
11AC80SISO	Ant0	5210	3.53	<=11	PASS
	Ant1	5210	3.53	<=11	PASS
	Ant0	5290	1.84	<=11	PASS
	Ant1	5290	2.84	<=11	PASS
	Ant0	5530	-0.16	<=11	PASS
	Ant1	5530	1.28	<=11	PASS
	Ant0	5610	2.85	<=11	PASS
	Ant1	5610	4.66	<=11	PASS
	Ant0	5775	5.55	<=30	PASS
	Ant1	5775	3.73	<=30	PASS
11N20MIMO	Ant0	5180	6.67	<=11	PASS
	Ant1	5180	7.21	<=11	PASS
	total	5180	9.96	<=11	PASS
	Ant0	5200	6.57	<=11	PASS
	Ant1	5200	6.96	<=11	PASS
	total	5200	9.78	<=11	PASS

	Ant0	5240	5.63	<=11	PASS
	Ant1	5240	5.56	<=11	PASS
	total	5240	8.61	<=11	PASS
	Ant0	5260	4.89	<=11	PASS
	Ant1	5260	5.05	<=11	PASS
	total	5260	7.98	<=11	PASS
	Ant0	5280	5.45	<=11	PASS
	Ant1	5280	4.96	<=11	PASS
	total	5280	8.22	<=11	PASS
	Ant0	5320	4.23	<=11	PASS
	Ant1	5320	4.95	<=11	PASS
	total	5320	7.62	<=11	PASS
	Ant0	5500	5.19	<=11	PASS
	Ant1	5500	5.2	<=11	PASS
	total	5500	8.21	<=11	PASS
	Ant0	5580	6.74	<=11	PASS
	Ant1	5580	6.48	<=11	PASS
	total	5580	9.62	<=11	PASS
	Ant0	5700	6.49	<=11	PASS
	Ant1	5700	6.9	<=11	PASS
	total	5700	9.71	<=11	PASS
	Ant0	5745	8.33	<=30	PASS
	Ant1	5745	8.18	<=30	PASS
	total	5745	11.27	<=30	PASS
	Ant0	5785	8.92	<=30	PASS
	Ant1	5785	9.53	<=30	PASS
	total	5785	12.25	<=30	PASS
	Ant0	5825	9.18	<=30	PASS
	Ant1	5825	9.17	<=30	PASS
	total	5825	12.19	<=30	PASS
11N40MIMO	Ant0	5190	3.17	<=11	PASS
	Ant1	5190	3.65	<=11	PASS
	total	5190	6.43	<=11	PASS
	Ant0	5230	2.79	<=11	PASS
	Ant1	5230	3.57	<=11	PASS
	total	5230	6.21	<=11	PASS
	Ant0	5270	2.9	<=11	PASS
	Ant1	5270	2.43	<=11	PASS
	total	5270	5.68	<=11	PASS
	Ant0	5310	1.64	<=11	PASS
	Ant1	5310	2.56	<=11	PASS
	total	5310	5.13	<=11	PASS
	Ant0	5510	2.22	<=11	PASS


	Ant1	5510	2.23	<=11	PASS
	total	5510	5.24	<=11	PASS
	Ant0	5550	2.32	<=11	PASS
	Ant1	5550	2.74	<=11	PASS
	total	5550	5.55	<=11	PASS
	Ant0	5670	4.62	<=11	PASS
	Ant1	5670	5.22	<=11	PASS
	total	5670	7.94	<=11	PASS
	Ant0	5755	6.28	<=30	PASS
	Ant1	5755	6.22	<=30	PASS
	total	5755	9.26	<=30	PASS
	Ant0	5795	6.5	<=30	PASS
	Ant1	5795	7.35	<=30	PASS
	total	5795	9.96	<=30	PASS
11AC20MIMO	Ant0	5180	7.77	<=11	PASS
	Ant1	5180	7.59	<=11	PASS
	total	5180	10.69	<=11	PASS
	Ant0	5200	7.13	<=11	PASS
	Ant1	5200	7.62	<=11	PASS
	total	5200	10.39	<=11	PASS
	Ant0	5240	6.98	<=11	PASS
	Ant1	5240	6.93	<=11	PASS
	total	5240	9.97	<=11	PASS
	Ant0	5260	6.49	<=11	PASS
	Ant1	5260	6.83	<=11	PASS
	total	5260	9.67	<=11	PASS
	Ant0	5280	5.99	<=11	PASS
	Ant1	5280	6.7	<=11	PASS
	total	5280	9.37	<=11	PASS
	Ant0	5320	5.85	<=11	PASS
	Ant1	5320	5.97	<=11	PASS
	total	5320	8.92	<=11	PASS
	Ant0	5500	5.4	<=11	PASS
	Ant1	5500	5.54	<=11	PASS
	total	5500	8.48	<=11	PASS
	Ant0	5580	6.55	<=11	PASS
	Ant1	5580	6.51	<=11	PASS
	total	5580	9.54	<=11	PASS
	Ant0	5700	7.63	<=11	PASS
	Ant1	5700	7.84	<=11	PASS
	total	5700	10.75	<=11	PASS
	Ant0	5745	8.54	<=30	PASS
	Ant1	5745	8.31	<=30	PASS

	total	5745	11.44	<=30	PASS
	Ant0	5785	9.33	<=30	PASS
	Ant1	5785	10.57	<=30	PASS
	total	5785	13.00	<=30	PASS
	Ant0	5825	9.55	<=30	PASS
	Ant1	5825	10.15	<=30	PASS
	total	5825	12.87	<=30	PASS
11AC40MIMO	Ant0	5190	4.55	<=11	PASS
	Ant1	5190	5.05	<=11	PASS
	total	5190	7.82	<=11	PASS
	Ant0	5230	4.41	<=11	PASS
	Ant1	5230	4.42	<=11	PASS
	total	5230	7.43	<=11	PASS
	Ant0	5270	6.09	<=11	PASS
	Ant1	5270	3.35	<=11	PASS
	total	5270	7.94	<=11	PASS
	Ant0	5310	2.61	<=11	PASS
	Ant1	5310	3.12	<=11	PASS
	total	5310	5.88	<=11	PASS
	Ant0	5510	3.37	<=11	PASS
	Ant1	5510	3.09	<=11	PASS
	total	5510	6.24	<=11	PASS
	Ant0	5550	3.61	<=11	PASS
	Ant1	5550	3.54	<=11	PASS
	total	5550	6.59	<=11	PASS
	Ant0	5670	5.43	<=11	PASS
	Ant1	5670	5.3	<=11	PASS
	total	5670	8.38	<=11	PASS
	Ant0	5755	6.45	<=30	PASS
	Ant1	5755	6.54	<=30	PASS
	total	5755	9.51	<=30	PASS
	Ant0	5795	7.92	<=30	PASS
	Ant1	5795	7.8	<=30	PASS
	total	5795	10.87	<=30	PASS
11AC80MIMO	Ant0	5210	0.68	<=11	PASS
	Ant1	5210	0.55	<=11	PASS
	total	5210	3.63	<=11	PASS
	Ant0	5290	-0.03	<=11	PASS
	Ant1	5290	-0.62	<=11	PASS
	total	5290	2.70	<=11	PASS
	Ant0	5530	-1.4	<=11	PASS
	Ant1	5530	-1.46	<=11	PASS
	total	5530	1.58	<=11	PASS


	Ant0	5610	2.54	<=11	PASS
	Ant1	5610	2.44	<=11	PASS
	total	5610	5.50	<=11	PASS
	Ant0	5775	2.29	<=30	PASS
	Ant1	5775	2.48	<=30	PASS
	total	5775	5.40	<=30	PASS

Note: The Duty Cycle Factor is compensated in the graph.

Test Graphs




11A_Ant0_5180




11A_Ant1_5180



11A_Ant0_5200



11A_Ant1_5200



11A_Ant0_5240




11A_Ant1_5240




11A_Ant0_5260



11A_Ant1_5260




11A_Ant0_5280



11A_Ant1_5280




11A_Ant0_5320




11A_Ant1_5320




11A_Ant0_5500




11A_Ant1_5500




11A_Ant0_5580




11A_Ant1_5580




11A_Ant0_5700




11A_Ant1_5700




11A_Ant0_5745




11A_Ant1_5745




11A_Ant0_5785



11A_Ant1_5785




11A_Ant0_5825




11A_Ant1_5825



11N20SISO_Ant0_5180



11N20SISO_Ant1_5180



11N20SISO_Ant0_5200



11N20SISO_Ant1_5200



11N20SISO_Ant0_5240



11N20SISO_Ant1_5240




11N20SISO_Ant0_5260




11N20SISO_Ant1_5260



11N20SISO_Ant0_5280



11N20SISO_Ant1_5280



11N20SISO_Ant0_5320




11N20SISO_Ant1_5320




11N20SISO_Ant0_5500




11N20SISO_Ant1_5500




11N20SISO_Ant0_5580




11N20SISO_Ant1_5580




11N20SISO_Ant0_5700




11N20SISO_Ant1_5700




11N20SISO_Ant0_5745



11N20SISO_Ant1_5745




11N20SISO_Ant0_5785




11N20SISO_Ant1_5785




11N20SISO_Ant0_5825



11N20SISO_Ant1_5825



11N40SISO_Ant0_5190




11N40SISO_Ant1_5190




11N40SISO_Ant0_5230




11N40SISO_Ant1_5230




11N40SISO_Ant0_5270



11N40SISO_Ant1_5270



11N40SISO_Ant0_5310




11N40SISO_Ant1_5310



11N40SISO_Ant0_5510



11N40SISO_Ant1_5510



11N40SISO_Ant0_5550




11N40SISO_Ant1_5550




11N40SISO_Ant0_5670




11N40SISO_Ant1_5670




11N40SISO_Ant0_5755




11N40SISO_Ant1_5755




11N40SISO_Ant0_5795




11N40SISO_Ant1_5795




11AC20SISO_Ant0_5180




11AC20SISO_Ant1_5180




11AC20SISO_Ant0_5200



11AC20SISO_Ant1_5200




11AC20SISO_Ant0_5240




11AC20SISO_Ant1_5240



11AC20SISO_Ant0_5260



11AC20SISO_Ant1_5260



11AC20SISO_Ant0_5280



11AC20SISO_Ant1_5280



11AC20SISO_Ant0_5320