

SC20-WL Hardware Design

Smart Wi-Fi Module Series

Rev: SC20-WL_Hardware_Design_V1.0

Date: 2019-12-16

www.quectel.com



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai, China 200233

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local office. For more information, please visit:

<http://www.quectel.com/support/sales.htm>

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>

Or email to: support@quectel.com

GENERAL NOTES

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

COPYRIGHT

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2018. All rights reserved.

About the Document

History

Revision	Date	Author	Description
1.0	2019-12-16	Quinn.lv	Initial

Contents

About the Document.....	2
Contents.....	3
Table Index.....	5
Figure Index.....	6
1 Introduction	11
1.1. Safety Information.....	11
2 Product Concept	13
2.1. General Description.....	13
2.2. Key Features	14
2.3. Functional Diagram	16
2.4. Evaluation Board	17
3 Application Interfaces	18
3.1. General Description.....	18
3.2. Pin Assignment.....	19
3.3. Pin Description.....	20
3.4. Power Supply.....	29
3.4.1. Power Supply Pins	29
3.4.2. Decrease Voltage Drop.....	29
3.4.3. Reference Design for Power Supply.....	30
3.5. Turn on and off Scenarios	31
3.5.1. Turn on Module Using the PWRKEY	31
3.5.2. Turn off Module	33
3.6. VRTC Interface	34
3.7. Power Output.....	35
3.8. Battery Charge and Management	35
3.9. USB Interface	37
3.10. UART Interfaces	39
3.11. SD Card Interface	40
3.12. GPIO Interfaces.....	42
3.13. SPI Interface	44
3.14. I2C Interfaces	45
3.15. ADC Interfaces	46
3.16. Motor Drive Interface	46
3.17. LCM Interface	47
3.18. Touch Panel Interface.....	50
3.19. Camera Interfaces	51
3.19.1. Rear Camera Interface.....	51
3.19.2. Front Camera Interface.....	53
3.19.3. Design Considerations	55
3.20. Sensor Interfaces.....	56

3.21.	Audio Interfaces.....	57
3.21.1.	Reference Circuit Design for Microphone.....	58
3.21.2.	Reference Circuit Design for Receiver Interface	58
3.21.3.	Reference Circuit Design for Headphone Interface.....	59
3.21.4.	Reference Circuit Design for Loudspeaker Interface.....	59
3.21.5.	Audio Interface Design Considerations	59
3.22.	Emergency Download Interface	60
4	Wi-Fi and BT	61
4.1.	Wi-Fi Overview	61
4.1.1.	Wi-Fi Performance	61
4.2.	BT Overview	63
4.2.1.	BT Performance	64
5	Antenna Interface.....	65
5.1.	Wi-Fi/BT Antenna Interface	65
5.1.1.	Reference Design of RF Layout.....	66
5.2.	Antenna Installation	68
5.2.1.	Antenna Requirements	68
5.2.2.	Recommended RF Connector for Antenna Installation	68
6	Electrical, Reliability and Radio Characteristics	70
6.1.	Absolute Maximum Ratings.....	70
6.2.	Power Supply Ratings	70
6.3.	Charging Performance Specifications	71
6.4.	Operation and Storage Temperatures	71
6.5.	Current Consumption	72
6.6.	Electrostatic Discharge.....	73
7	Mechanical Dimensions	74
7.1.	Mechanical Dimensions of the Module.....	74
7.2.	Recommended Footprint	76
7.3.	Top and Bottom Views of the Module.....	77
8	Storage, Manufacturing and Packaging	78
8.1.	Storage.....	78
8.2.	Manufacturing and Soldering	79
8.3.	Packaging	80
9	Appendix A References.....	82

Table Index

TABLE 1: SC20-WL FREQUENCY BANDS	13
TABLE 2: SC20-WL KEY FEATURES	14
TABLE 3: I/O PARAMETERS DEFINITION	20
TABLE 4: PIN DESCRIPTION	20
TABLE 5: POWER DESCRIPTION	35
TABLE 6: PIN DEFINITION OF USB INTERFACE	37
TABLE 7: USB TRACE LENGTH INSIDE THE MODULE	38
TABLE 8: PIN DESCRIPTION OF UART INTERFACES	39
TABLE 9: PIN DEFINITION OF SD CARD INTERFACE	40
TABLE 10: SDIO TRACE LENGTH INSIDE THE MODULE	42
TABLE 11: PIN DEFINITION OF GPIO INTERFACES	42
TABLE 12: PIN DEFINITION OF SPI INTERFACE	45
TABLE 13: PIN DEFINITION OF I2C INTERFACE	45
TABLE 14: PIN DEFINITION OF ADC INTERFACES	46
TABLE 15: PIN DEFINITION OF MOTOR DRIVE INTERFACE	46
TABLE 16: PIN DEFINITION OF LCM INTERFACE	47
TABLE 17: PIN DEFINITION OF TOUCH PANEL INTERFACE	50
TABLE 18: PIN DEFINITION OF REAR CAMERA INTERFACE	52
TABLE 19: PIN DEFINITION OF FRONT CAMERA INTERFACE	53
TABLE 20: MIPI TRACE LENGTH INSIDE THE MODULE	55
TABLE 21: PIN DEFINITION OF SENSOR INTERFACES	56
TABLE 22: PIN DEFINITION OF AUDIO INTERFACES	57
TABLE 23: Wi-Fi TRANSMITTING PERFORMANCE	61
TABLE 24: Wi-Fi RECEIVING PERFORMANCE	62
TABLE 25: BT DATA RATE AND VERSION	63
TABLE 26: BT TRANSMITTING AND RECEIVING PERFORMANCE	64
TABLE 27: PIN DEFINITION OF Wi-Fi/BT ANTENNA	65
TABLE 28: Wi-Fi/BT FREQUENCY	65
TABLE 29: ANTENNA REQUIREMENTS	68
TABLE 30: ABSOLUTE MAXIMUM RATINGS	70
TABLE 31: SC20-WL MODULE POWER SUPPLY RATINGS	70
TABLE 32: CHARGING PERFORMANCE SPECIFICATIONS	71
TABLE 33: OPERATION TEMPERATURE	71
TABLE 34: SC20-WL CURRENT CONSUMPTION	72
TABLE 35: ESD CHARACTERISTICS (TEMPERATURE: 25°C, HUMIDITY: 45%)	73
TABLE 36: RECOMMENDED THERMAL PROFILE PARAMETERS	79
TABLE 37: REEL PACKAGING	81
TABLE 38: RELATED DOCUMENTS	82
TABLE 39: TERMS AND ABBREVIATIONS	82

Figure Index

FIGURE 1: FUNCTIONAL DIAGRAM	17
FIGURE 2: PIN ASSIGNMENT (TOP VIEW).....	19
FIGURE 3: VOLTAGE DROP SAMPLE.....	30
FIGURE 4: POWER SUPPLY	30
FIGURE 5: REFERENCE CIRCUIT OF POWER SUPPLY	31
FIGURE 6: TURN ON THE MODULE USING DRIVING CIRCUIT.....	32
FIGURE 7: TURN ON THE MODULE USING KEYSTROKE	32
FIGURE 8: TIMING OF TURNING ON MODULE	33
FIGURE 9: TIMING OF TURNING OFF MODULE	34
FIGURE 10: RTC POWERED BY COIN CELL	34
FIGURE 11: RTC POWERED BY CAPACITOR.....	34
FIGURE 12: REFERENCE DESIGN FOR BATTERY CHARGING CIRCUIT.....	36
FIGURE 13: USB INTERFACE REFERENCE DESIGN (OTG IS NOT SUPPORTED)	37
FIGURE 14: USB INTERFACE REFERENCE DESIGN (OTG IS SUPPORTED)	38
FIGURE 15: REFERENCE CIRCUIT WITH LEVEL TRANSLATOR CHIP (FOR UART1)	39
FIGURE 16: RS232 LEVEL MATCH CIRCUIT (FOR UART1).....	40
FIGURE 17: REFERENCE CIRCUIT FOR SD CARD INTERFACE	41
FIGURE 18: REFERENCE CIRCUIT FOR MOTOR CONNECTION.....	47
FIGURE 19: REFERENCE CIRCUIT DESIGN FOR LCM INTERFACE.....	49
FIGURE 20: REFERENCE DESIGN FOR BACKLIGHT DIRIVING CIRCUIT	50
FIGURE 21: REFERENCE CIRCUIT DESIGN FOR TP INTERFACE.....	51
FIGURE 22: REFERENCE CIRCUIT DESIGN FOR REAR CAMERA INTERFACE	53
FIGURE 23: REFERENCE CIRCUIT DESIGN FOR FRONT CAMERA INTERFACE.....	54
FIGURE 24: REFERENCE CIRCUIT DESIGN FOR MICROPHONE INTERFACE	58
FIGURE 25: REFERENCE CIRCUIT DESIGN FOR RECEIVER INTERFACE.....	58
FIGURE 26: REFERENCE CIRCUIT DESIGN FOR HEADPHONE INTERFACE	59
FIGURE 27: REFERENCE CIRCUIT DESIGN FOR LOUDSPEAKER INTERFACE	59
FIGURE 28: REFERENCE CIRCUIT DESIGN FOR EMERGENCY DOWNLOAD INTERFACE.....	60
FIGURE 29: REFERENCE CIRCUIT DESIGN FOR Wi-Fi/BT ANTENNA.....	65
FIGURE 30: MICROSTRIP LINE DESIGN ON A 2-LAYER PCB.....	66
FIGURE 31: COPLANAR WAVEGUIDE LINE DESIGN ON A 2-LAYER PCB.....	66
FIGURE 32: COPLANAR WAVEGUIDE LINE DESIGN ON A 4-LAYER PCB (LAYER 3 AS REFERENCE GROUND).....	67
FIGURE 33: COPLANAR WAVEGUIDE LINE DESIGN ON A 4-LAYER PCB (LAYER 4 AS REFERENCE GROUND).....	67
FIGURE 34: DIMENSIONS OF THE U.FL-R-SMT CONNECTOR (UNIT: MM).....	68
FIGURE 35: MECHANICAL PARAMETERS OF U.FL-LP CONNECTORS.....	69
FIGURE 36: SPACE FACTOR OF MATED CONNECTORS (UNIT: MM)	69
FIGURE 37: MODULE TOP AND SIDE DIMENSIONS.....	74
FIGURE 38: MODULE BOTTOM DIMENSIONS (TOP VIEW)	75
FIGURE 39: RECOMMENDED FOOTPRINT (TOP VIEW)	76

FIGURE 40: TOP VIEWS OF THE MODULE	77
FIGURE 41: BOTTOM VIEW OF THE MODULE	77
FIGURE 42: REFLOW SOLDERING THERMAL PROFILE	79
FIGURE 43: TAPE DIMENSIONS	80
FIGURE 44: REEL DIMENSIONS	81

OEM/Integrators Installation Manual

Important Notice to OEM integrators

1. This module is limited to OEM installation ONLY.
2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b).
3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations
4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

End Product Labeling

When the module is installed in the host device, the FCC/IC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text:

“Contains FCC ID: XMR201911SC20WL ”

“Contains IC: 10224A-2019SC20WL “

The FCC ID/IC ID can be used only when all FCC/IC compliance requirements are met.

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC/IC authorization.

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

Federal Communication Commission Interference Statement

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular

installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

Industry Canada Statement

This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions:

- (1) This device may not cause interference; and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

The device could automatically discontinue transmission in case of absence of information to transmit, or operational failure. Note that this is not intended to prohibit transmission of control or signaling information or the use of repetitive codes where required by the technology.

The device for operation in the band 5150–5250 MHz is only for indoor use to reduce the potential for harmful interference to co-channel mobile satellite systems; The maximum antenna gain permitted for devices in the bands 5250–5350 MHz and 5470–5725 MHz shall comply with the e.i.r.p. limit; and The maximum antenna gain permitted for devices in the band 5725–5825 MHz shall comply with the e.i.r.p. limits specified for point-to-point and non point-to-point operation as appropriate.

L'appareil peut interrompre automatiquement la transmission en cas d'absence d'informations à transmettre ou de panne opérationnelle. Notez que ceci n'est pas destiné à interdire la transmission d'informations de contrôle ou de signalisation ou l'utilisation de codes répétitifs lorsque cela est requis par la technologie.

Le dispositif utilisé dans la bande 5150-5250 MHz est réservé à une utilisation en intérieur afin de réduire le risque de brouillage préjudiciable aux systèmes mobiles par satellite dans le même canal; Le gain d'antenne maximal autorisé pour les dispositifs dans les bandes 5250-5350 MHz et 5470-5725 MHz doit être conforme à la norme e.r.p. limite; et Le gain d'antenne maximal autorisé pour les appareils de la

bande 5725-5825 MHz doit être conforme à la norme e.i.r.p. les limites spécifiées pour un fonctionnement point à point et non point à point, selon le cas

CAN ICES-3(B)/ NMB-3(B)

Radiation Exposure Statement

This equipment complies with FCC/IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.

1 Introduction

This document defines the SC20-WL module, its air interface and hardware interface which are connected with customers' application.

This document can help customers quickly understand module interface specifications, electrical and mechanical details as well as other related information of SC20-WL module. Associated with application notes and user guides, customers can use SC20-WL module to design and set up mobile applications easily.

1.1. Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating SC20-WL module. Manufacturers of the cellular terminal should send the following safety information to users and operating personnel and incorporate these guidelines into all manuals supplied with the product. If not so, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If the device offers an Airplane Mode, then it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on boarding the aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with

unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember using emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres include fueling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.

2 Product Concept

2.1. General Description

SC20-WL is a series of Smart Wi-Fi module based on Qualcomm platform and Linux operating system, and provides industrial grade performance. Its general features are listed below:

- Support short-range wireless communication via Wi-Fi 802.11a/b/g/n and BT4.2 LE.
- Support multiple audio and video codecs.
- Built-in high performance Adreno™ 304 graphics processing unit.
- Enable smooth play of 720P videos.
- Provide multiple audio and video input/output interfaces as well as abundant GPIO interfaces.

The following table shows the supported Wi-Fi/BT standards and frequency range of SC20-WL series module.

Table 1: SC20-WL Frequency Bands

Type	Network Standard	Frequency Range
SC20-WL R1.1	IEEE 802.11b/g/n	2402MHz~2482MHz
	IEEE 802.11a/n	5180MHz~5825MHz
	BT4.2 LE	2402MHz~2480MHz

SC20-WL is an SMD type module, which can be embedded into applications through its 210-pin pads including 146 LCC signal pads and 64 other pads. With a compact profile of 40.5mm × 40.5mm × 2.8mm, SC20-WL can meet almost all requirements for M2M applications such as CPE, wireless POS, smart metering, automotive, digital signage, alarm panel, security and industrial PDA.

2.2. Key Features

The following table describes the detailed features of SC20-WL module.

Table 2: SC20-WL Key Features

Feature	Details
Applications Processor	ARM Cortex-A7 microprocessor cores (quad-core) up to 1.1 GHz 512KB L2 cache
Modem DSP	QDSP6 v5 core up to 691.2MHz 768KB L2 cache
Memory	8GB eMMC + 8Gb LPDDR3 16GB eMMC + 16Gb LPDDR3
Operating System	Linux
Power Supply	Supply voltage: 3.5V~4.2V Typical supply voltage: 3.8V
WLAN Features	SC20-WL R1.1 2.4GHz/5GHz double frequency bands Support 802.11a/b/g/n standards, with max data rate up to 150Mbps Support AP mode
Bluetooth Feature	BT4.2 LE
AT Commands	3GPP TS 27.007 and 3GPP TS 27.005 AT commands as well as Quectel enhanced AT commands
LCM Interface	4-lane MIPI_DSI, up to 1.5Gbps for each lane Support WVGA (2-lane MIPI_DSI), up to 720p (4-lane MIPI_DSI) 24-bit color depth
Camera Interfaces	Use MIPI_CSI, up to 1.5Gbps per lane Support two cameras: 2-lane MIPI_CSI for rear camera, max pixel up to 8MP 1-lane MIPI_CSI for front camera, max pixel up to 2MP
Video Codec	Video encoding: H.264 BP/MP – 720p @30fps MPEG-4 SP/H.263 P0 – WVGA @30fps VP8 – WVGA @30fps Video decoding: H.264 BP/MP/HP – 1080P @30fps MPEG-4 SP/ASP –1080P @30fps DivX 4x/5x/6x –1080P @30fps H.263 P0 – WVGA @30fps

	VP8 –1080P @30 fps (HEVC) H.265 MP 8 bit –1080P @30fps
Audio Interfaces	Audio input: 2 groups of analog microphone input, integrating internal bias voltage Audio output: Class AB stereo headphone output Class AB earpiece differential output Class D speaker differential amplifier output
Audio Codec	HR, FR, EFR, AMR, AMR-WB
USB Interface	Compliant with USB 2.0 specification; the data transfer rate can reach up to 480Mbps Used for AT command communication, data transmission, software debugging and firmware upgrade Support USB OTG (Need additional 5V power supply chip) USB Driver: Support Windows XP, Windows Vista, Windows 7/8/8.1, Linux 2.6 or later
UART Interfaces	2 UART interfaces: UART1 and UART2 ● UART1: 4-wire UART interface with RTS/CTS hardware flow control; baud rate up to 4Mbps ● UART2: 2-wire UART interface used for debugging
Motor Drive Interface	Drive ERM motor
SD Card Interface	Support SD 3.0, 4-bit SDIO Support hot-plug
I2C Interfaces	3 groups of I2C Used for peripherals such as camera, sensor, touch panel, etc.
ADC Interfaces	Support 3 ADC interfaces; Used for input voltage sense, battery temperature detection and general-purpose ADC
Real Time Clock	Supported
Antenna Interface	Wi-Fi/BT antenna
Physical Characteristics	Size: (40.5±0.15)mm × (40.5±0.15)mm × (2.8±0.2) mm Package: LCC Weight: approx. 9.8g
Temperature Range	Operation temperature range: -35°C~+65°C ¹⁾ Storage temperature range: -40°C ~ +90°C
Firmware Upgrade	Over USB interface
RoHS	All hardware components are fully compliant with EU RoHS directive

NOTES

1. ¹⁾ Within operation temperature range, the module is IEEE specifications.
2. ²⁾ Within extended temperature range, the module remains the ability for data transmission. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like P_{out} might reduce in their value and exceed the specified tolerances. When the temperature returns to the normal operation temperature levels, the module will meet IEEE specifications again.

2.3. Functional Diagram

The following figure shows a block diagram of SC20-WL and illustrates the major functional parts.

- Power management
- Radio frequency
- Baseband
- LPDDR3+EMMC flash
- Peripheral interfaces
 - USB interface
 - UART interfaces
 - SD card interface
 - I2C interfaces
 - ADC interfaces
 - LCM (MIPI) interface
 - Touch Panel interface
 - Camera (MIPI) interfaces
 - Audio interfaces




Figure 1: Functional Diagram

2.4. Evaluation Board

In order to help customers to develop applications with SC20-WL, Quectel supplies the evaluation board (Smart-EVB), RS-232 to USB cable, USB data cable, earphone, antenna and other peripherals to control or test the module. For more details, please refer to **document [1]**.

3 Application Interfaces

3.1. General Description

SC20-WL is equipped with 146-pin 1.0mm pitch SMT pads plus 64-pin ground/reserved pads that can be embedded into wireless application platforms. The following chapters provide the detailed description of pins/interfaces listed below.

- Power supply
- VRTC interface
- USB interface
- UART interfaces
- SD card interface
- GPIO interfaces
- SPI interface
- I2C interfaces
- ADC interfaces
- Motor drive interface
- LCM interface
- TP interface
- Camera interfaces
- Sensor interfaces
- Audio interfaces
- Emergency download interface

3.2. Pin Assignment

The following figure shows the pin assignment of SC20-WL module.




Figure 2: Pin Assignment (Top View)

3.3. Pin Description

The following tables show the SC20-WL's pin definition.

Table 3: I/O Parameters Definition

Type	Description
IO	Bidirectional
DI	Digital input
DO	Digital output
PI	Power input
PO	Power output
AI	Analog input
AO	Analog output
OD	Open drain

The following tables show the SC20-WL's pin definition and electrical characteristics.

Table 4: Pin Description

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT_BB	1, 2	PI	Power supply for module's baseband part	V _{max} =4.2V V _{min} =3.5V V _{norm} =3.8V	It must be able to provide sufficient current up to 3.0A. It is suggested to use a zener diode for voltage stabilization.
VRTC	126	PI/ PO	Power supply for internal RTC circuit	V _{Omax} =3.2V V _I =2.0V~3.25V I _{IN max} =200uA	If unused, keep this pin open.
LDO5_1V8	111	PO	1.8V output power supply	V _{norm} =1.8V I _{Omax} =20mA	Power supply for external GPIO's

					pull up circuits and level conversion circuit.
LDO6_1V8	125	PO	1.8V output power supply	Vnorm=1.8V I _o max=100mA	Power supply for peripherals. 2.2uF~4.7uF capacitor is recommended to be applied to the LDO6_1V8 pin. If unused, keep this pin open.
LDO17_2V85	129	PO	2.85V output power supply	Vnorm=2.85V I _o max=300mA	Power supply for peripherals. 2.2uF~4.7uF capacitor is recommended to be applied to the LDO17_2V85 pin. If unused, keep this pin open.
SD_LDO11	38	PO	Power supply for SD card	Vnorm=2.95V I _o max=600mA	
SD_LDO12	32	PO	1.8V/2.95V output power supply	Vnorm=2.95V I _o max=50mA	Power supply for SD card's pull-up circuit.
GND	3, 7, 12, 15, 27, 51, 62, 69, 76, 78, 85, 86, 88, 89, 120, 122, 130, 132, 135, 140, 143, 144, 147~150, 160~178, 180~182, 184~186, 188, 189, 192, 193, 198, 200, 201, 208, 209		GND		

Audio Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
MIC1P	4	AI	Microphone positive input for channel 1		
MIC_GND	5		MIC reference ground		
MIC2P	6	AI	Microphone positive input for channel 2		
EARP	8	AO	Earpiece positive output		
EARN	9	AO	Earpiece negative output		
SPKP	10	AO	Speaker positive output		
SPKN	11	AO	Speaker negative output		
HPH_R	136	AO	Headphone right channel output		
HPH_GND	137		Headphone virtual ground		
HPH_L	138	AO	Headphone left channel output		
HS_DET	139	AI	Headset insertion detection		High level by default.

USB Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	141, 142	PI	USB power supply	Vmax=6.3V Vmin=4.35V Vnorm=5.0V	Used for USB 5V power input and USB detection.
USB_DM	13	IO	USB differential data bus (minus)	Compliant with USB 2.0 standard specification.	Require differential impedance of 90Ω.
USB_DP	14	IO	USB differential data bus (plus)		
USB_ID	16	AI	USB ID detection		High level by default.

UART Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
----------	---------	-----	-------------	--------------------	---------

UART1_ TXD	34	DO	UART1 transmit data	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep this pin open.
UART1_ RXD	35	DI	UART1 receive data	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	1.8V power domain. If unused, keep this pin open.
UART1_ CTS	36	DI	UART1 clear to send	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	1.8V power domain. If unused, keep this pin open.
UART1_ RTS	37	DO	UART1 request to send	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep this pin open.
UART2_ RXD	93	DI	UART2 receive data. Debug port by default.	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	1.8V power domain. If unused, keep this pin open.
UART2_ TXD	94	DO	UART2 transmit data. Debug port by default.	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep this pin open.

SD Card Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SD_CLK	39	DO	High speed digital clock signal of SD card	1.8V SD card: $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$ 2.95V SD card: $V_{OLmax}=0.37V$ $V_{OHmin}=2.2V$	
SD_CMD	40	IO	Command signal of SD card	1.8V SD card: $V_{ILmax}=0.58V$ $V_{IHmin}=1.27V$ $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$ 2.95V SD card: $V_{ILmax}=0.73V$ $V_{IHmin}=1.84V$	

				$V_{OLmax}=0.37V$ $V_{OHmin}=2.2V$	
SD_DATA0	41	IO	High speed bidirectional digital signal lines of SD card	1.8V SD card: $V_{ILmax}=0.58V$ $V_{IHmin}=1.27V$ $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$	
SD_DATA1	42	IO			
SD_DATA2	43	IO			
SD_DATA3	44	IO		2.95V SD card: $V_{ILmax}=0.73V$ $V_{IHmin}=1.84V$ $V_{OLmax}=0.37V$ $V_{OHmin}=2.2V$	
SD_DET	45	DI	SD card insertion detection	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	Active low

Touch Panel (TP) Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
TP_INT	30	DI	Interrupt signal of TP	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	1.8V power domain.
TP_RST	31	DO	Reset signal of TP	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. Active low.
TP_I2C_SCL	47	OD	I2C clock signal of TP		1.8V power domain.
TP_I2C_SDA	48	OD	I2C data signal of TP		1.8V power domain.

LCM Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWM	29	DO	Adjust the backlight brightness. PWM control signal.	$V_{OLmax}=0.45V$ $V_{OHmax}=VBAT_BB$	
LCD_RST	49	DO	LCD reset signal	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. Active low.
LCD_TE	50	DI	LCD tearing effect signal	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	1.8V power domain.
MIPI_DSI_CLKN	52	AO	MIPI DSI clock signal (negative)		
MIPI_DSI_CLKP	53	AO	MIPI DSI clock signal (positive)		

MIPI_DSI_ LN0N	54	AO	MIPI DSI data signal (negative)		
MIPI_DSI_ LN0P	55	AO	MIPI DSI data signal (positive)		
MIPI_DSI_ LN1N	56	AO	MIPI DSI data signal (negative)		
MIPI_DSI_ LN1P	57	AO	MIPI DSI data signal (positive)		
MIPI_DSI_ LN2N	58	AO	MIPI DSI data signal (negative)		
MIPI_DSI_ LN2P	59	AO	MIPI DSI data signal (positive)		
MIPI_DSI_ LN3N	60	AO	MIPI DSI data signal (negative)		
MIPI_DSI_ LN3P	61	AO	MIPI DSI data signal (positive)		
Camera Interfaces					
Pin Name	Pin No	I/O	Description	DC Characteristics	Comment
MIPI_CSI0_ CLKN	63	AI	MIPI CSI clock signal (negative)		
MIPI_CSI0_ CLKP	64	AI	MIPI CSI clock signal (positive)		
MIPI_CSI0_ LN0N	65	AI	MIPI CSI data signal (negative)		
MIPI_CSI0_ LN0P	66	AI	MIPI CSI data signal (positive)		
MIPI_CSI0_ LN1N	67	AI	MIPI CSI data signal (negative)		
MIPI_CSI0_ LN1P	68	AI	MIPI CSI data signal (positive)		
MIPI_CSI1_ CLKN	70	AI	MIPI CSI clock signal (negative)		
MIPI_CSI1_ CLKP	71	AI	MIPI CSI clock signal (positive)		
MIPI_CSI1_ LN0N	72	AI	MIPI CSI data signal (negative)		
MIPI_CSI1_ LN0P	73	AI	MIPI CSI data signal (positive)		
CAM0_	74	DO	Clock signal of rear	V _{OL} max=0.45V	

MCLK			camera	$V_{OHmin}=1.35V$	
CAM1_MCLK	75	DO	Clock signal of front camera	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	
CAM0_RST	79	DO	Reset signal of rear camera	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	
CAM0_PWD	80	DO	Power down signal of rear camera	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	
CAM1_RST	81	DO	Reset signal of front camera	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	
CAM1_PWD	82	DO	Power down signal of front camera	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	
CAM_I2C_SCL	83	OD	I2C clock signal of camera		1.8V power domain.
CAM_I2C_SDA	84	OD	I2C data signal of camera		1.8V power domain.

Keypad Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWRKEY	114	DI	Turn on/off the module	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	Pull-up to 1.8V internally. Active low.
KEY_VOL_UP	95	DI	Volume up	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	If unused, keep this pin open.
KEY_VOL_DOWN	96	DI	Volume down	$V_{ILmax}=0.63V$ $V_{IHmin}=1.17V$	If unused, keep this pin open.

SENSOR_I2C Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SENSOR_I2C_SCL	91	OD	I2C clock signal of external sensor		1.8V power domain.
SENSOR_I2C_SDA	92	OD	I2C data signal of external sensor		1.8V power domain.

ADC Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC	128	AI	General purpose ADC		Maximum voltage not exceeding 1.7V.
VBAT_SNS	133	AI	Input voltage sense		Maximum input voltage is 4.5V.

VBAT_	134	AI	Battery temperature		
THERM			detection		
Antenna Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ANT_	77	IO	Wi-Fi/BT antenna	50Ω impedance	
Wi-Fi/BT					
GPIO Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
GPIO_23	33	IO	GPIO		1.8V power domain
GPIO_32	90	IO	GPIO		1.8V power domain
GPIO_31	97	IO	GPIO		1.8V power domain
GPIO_92	98	IO	GPIO		1.8V power domain
GPIO_88 ¹⁾	99	IO	GPIO		1.8V power domain
GPIO_89	100	IO	GPIO		1.8V power domain
GPIO_69	101	IO	GPIO		1.8V power domain
GPIO_68 ¹⁾	102	IO	GPIO		1.8V power domain
GPIO_97	103	IO	GPIO	V _{IL} max=0.63V V _{IH} min=1.17V	1.8V power domain
GPIO_110	104	IO	GPIO	V _{OL} max=0.45V V _{OH} min=1.4V	1.8V power domain
GPIO_0	105	IO	GPIO		1.8V power domain
GPIO_98	106	IO	GPIO		1.8V power domain
GPIO_94	107	IO	GPIO		1.8V power domain
GPIO_36	108	IO	GPIO		1.8V power domain
GPIO_65	109	IO	GPIO		1.8V power domain
GPIO_96	110	IO	GPIO		1.8V power domain
GPIO_58	112	IO	GPIO		1.8V power domain
GPIO_99	113	IO	GPIO		1.8V power domain

GPIO_95	115	IO	GPIO	1.8V power domain
GPIO_11	116	IO	GPIO	Multiplexed into SPI_CLK.
GPIO_10	117	IO	GPIO	Multiplexed into SPI_CS_N.
GPIO_9	118	IO	GPIO	Multiplexed into SPI_MISO.
GPIO_8	119	IO	GPIO	Multiplexed into SPI_MOSI
GPIO_16	123	IO	GPIO	1.8V power domain
GPIO_17	124	IO	GPIO	1.8V power domain

Other Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VIB_DRV	28	PO	Motor drive		Connected to the negative terminal of the motor.
RESET_N	179	DI	Reset the module		Disabled by default and can be enabled through software configuration.
USB_BOOT	46	DI	Force the module to boot from USB port		Set USB_BOOT to high level will force the module to enter into emergency download mode.
CHARGE_SEL	127	DI	Used for charger selection		If it is open, internal charger is used. If it is connected to GND, external charger is used.

Reserved Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RESERVED	17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 87, 121, 131,		Reserved pins		Keep these pins open.

145, 146,
151, 152,
153, 154,
155, 156,
157, 158,
159, 183,
187, 190,
191, 194,
195, 196,
197, 199,
202, 203,
204, 205,
206, 207,
210

NOTE

¹⁾ GPIO_68 and GPIO_88 cannot be pulled up during start-up.

3.4. Power Supply

3.4.1. Power Supply Pins

SC20-WL provides two VBAT pins dedicated to connection with the external power supply. The two VBAT_BB pins are used for module's baseband part. The power supply range of the module is 3.5V~4.2V, and the recommended value is 3.8V. VBAT performance, such as load capacity, ripple and spikes will directly affect the performance and stability of the module. If the voltage drops below 3.1V, the module will be turned off automatically.

3.4.2. Decrease Voltage Drop

Make sure the input voltage will never drop below 3.1V. If the voltage drops below 3.1V, the module will be turned off automatically.




Figure 3: Voltage Drop Sample

To decrease voltage drop, a bypass capacitor of about 100 μ F with low ESR (ESR=0.7 Ω) should be used, and a multi-layer ceramic chip (MLCC) capacitor should also be reserved due to its ultra-low ESR. It is recommended to use a ceramic capacitor (100nF) for the VBAT pins. The width of VBAT_BB trace should be no less than 1mm. In principle, the longer the VBAT trace is, the wider it will be.

In addition, in order to get a stable power source, it is suggested to use a 0.5W zener diode and place it as close to the VBAT pins as possible. The following figure shows the star structure of the power supply.




Figure 4: Power Supply

3.4.3. Reference Design for Power Supply

The power design for the module is very important, as the performance of module largely depends on the power source. The power supply of SC20-WL should be able to provide sufficient current up to 3A at least. If the voltage drop between the input and output is not too high, it is suggested to use an LDO to supply power for the module. If there is a big voltage difference between the input source and the desired output (VBAT), a buck converter is preferred to be used as the power supply.

The following figure shows a reference design for +5V input power source which adopts an LDO (MIC29302WU) from MICREL. The typical output voltage is 3.8V and the maximum rated current is 3.0A.




Figure 5: Reference Circuit of Power Supply

NOTES

1. It is suggested to switch off the power supply for module in abnormal state, and then switch on the power to restart the module.
2. The module supports battery charging function by default. If the above power supply design is adopted, please make sure the charging function is disabled by software or connect VBAT to Schottky diode in series to avoid the reverse current to the power supply chip.

3.5. Turn on and off Scenarios

3.5.1. Turn on Module Using the PWRKEY

The module can be turned on by driving PWRKEY pin to a low level for at least 1.6s. PWRKEY pin is pulled to 1.8V internally. It is recommended to use an open drain/collector driver to control the PWRKEY. A simple reference circuit is illustrated in the following figure.




Figure 6: Turn on the Module Using Driving Circuit

The other way to control the PWRKEY is using a button directly. A TVS component is indispensable to be placed nearby the button for ESD protection. A reference circuit is shown in the following figure.




Figure 7: Turn on the Module Using Keystroke

The turn on scenario is illustrated in the following figure.




Figure 8: Timing of Turning on Module

NOTES

1. When the module is powered on for the first time, its timing of turning on will be 45ms longer than that shown above.
2. Make sure that VBAT is stable before pulling down PWRKEY pin. The recommended time between them is no less than 30ms. PWRKEY pin cannot be pulled down all the time.

3.5.2. Turn off Module

Set the PWRKEY pin low for at least 1s, and then choose to turn off the module when the prompt window comes up.

The other way to turn off the module is to drive PWRKEY to a low level for at least 8s. The module will execute forced shutdown. The forced power-down scenario is illustrated in the following figure.




Figure 9: Timing of Turning off Module

3.6. VRTC Interface

The RTC (Real Time Clock) can be powered by an external power source through VRTC when the module is powered down and there is no power supply for the VBAT. The external power source can be capacitor or rechargeable battery (such as coin cells) according to application demands. The following are some reference circuit designs when an external battery or capacitor is utilized for powering RTC.




Figure 10: RTC Powered by Coin Cell




Figure 11: RTC Powered by Capacitor

If RTC is ineffective, it can be synchronized through network after the module is powered on.

- 2.0V~3.25V input voltage range and 3.0V typical value for VRTC. When VBAT is disconnected, the average consumption is typically 5uA.
- When powered by VBAT, the RTC error is 50ppm. When powered by VRTC, the RTC error is 200ppm.
- If the rechargeable battery is used, the ESR of the battery should be less than 2K, and it is recommended to use the MS621FE FL11E of SEIKO.
- If a large capacitance capacitor is selected, it is recommended to use a 100uF capacitor with low ESR. The capacitor is able to power the real-time clock for 45 seconds.

3.7. Power Output

SC20-WL supports output of regulated voltages for peripheral circuits. During application, it is recommended to use parallel capacitors (33pF and 10pF) in the circuit to suppress high frequency noise.

Table 5: Power Description

Pin Name	Default Voltage (V)	Driving Current (mA)	Idle
LDO5_1V8	1.8	20	KEEP
LDO6_1V8	1.8	100	/
LDO17_2V85	2.85	300	/
SD_LDO12	2.95	50	/
SD_LDO11	2.95	600	/

3.8. Battery Charge and Management

SC20-WL module can recharge over-discharged batteries. The battery charger in SC20-WL module supports trickle charging, constant current charging and constant voltage charging modes, which optimizes the charging procedure for Li-ion batteries.

- **Trickle charging:** There are two steps in this mode. When the battery voltage is below 2.8V, a 90mA trickle charging current is applied to the battery. When the battery voltage is charged up and is between 2.8V and 3.2V, the charging current can be set to 450mA maximally.
- **Constant current mode (CC mode):** When the battery is increased to between 3.2V and 4.2V, the

3.9. USB Interface

SC20-WL contains one integrated Universal Serial Bus (USB) interface which complies with the USB 2.0 specification and supports high speed (480 Mbps) and full speed (12 Mbps) modes. The USB interface is used for AT command communication, data transmission, software debugging and firmware upgrade.

The following table shows the pin definition of USB interface.

Table 6: Pin Definition of USB Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	141, 142	PI	USB power supply	4.35V~6.3V Typical 5.0V
USB_DM	13	IO	USB differential data bus (minus)	Require differential impedance of 90Ω
USB_DP	14	IO	USB differential data bus (plus)	
USB_ID	16	AI	USB ID detection	High level by default

USB_VBUS can be powered by USB power or adapter. It can also be used for detecting USB connection, as well as for battery charging via the internal PMU. The input voltage of power supply ranges from 4.35 to 6.3V, and the typical value is 5.0V. SC20-WL module supports charging management for a single Li-ion battery, but varied charging parameters should be set for batteries with varied models or capacities. The module is available a built-in linear-charging circuit which supports maximally 1.44A charging current.

The following are two USB interface reference designs for customers to choose from.




Figure 13: USB Interface Reference Design (OTG is not Supported)




Figure 14: USB Interface Reference Design (OTG is Supported)

SC20-WL supports OTG protocol. If OTG function is needed, please refer to the above figure for the reference design. AW3605DNR is a high efficiency DC-DC chip manufactured by AWINIC, and users can choose according to their own demands.

In order to ensure USB performance, please comply with the following principles while designing USB interface.

- It is important to route the USB signal traces as differential pairs with total grounding. The impedance of USB differential trace is 90Ω.
- Keep the ESD protection devices as close as possible to the USB connector. Pay attention to the influence of junction capacitance of ESD protection devices on USB data lines. Typically, the capacitance value should be less than 2pF.
- Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer with ground shielding on not only upper and lower layers but also right and left sides.
- Make sure the trace length difference between USB_DM and USB_DP is not exceeding 6.6mm.

Table 7: USB Trace Length inside the Module

Pin	Signal	Length (mm)	Length Difference (DP-DM)
13	USB_DM	29.43	-0.07
14	USB_DP	29.36	

3.10. UART Interfaces

The module provides two UART interfaces:

- **UART1:** 4-wire UART interface which supports hardware flow control
- **UART2:** 2-wire UART interfaces and is used for debugging

Table 8: Pin Description of UART Interfaces

Pin Name	Pin No	I/O	Description	Comment
UART1_TXD	34	DO	UART1 transmit data	1.8V power domain. If it is unused, keep it open.
UART1_RXD	35	DI	UART1 receive data	1.8V power domain. If it is unused, keep it open.
UART1_CTS	36	DI	UART1 clear to send	1.8V power domain. If it is unused, keep it open.
UART1_RTS	37	DO	UART1 request to send	1.8V power domain. If it is unused, keep it open.
UART2_RXD	93	DI	UART2 receive data. Debug port by default.	1.8V power domain. If it is unused, keep it open.
UART2_TXD	94	DO	UART2 transmit data. Debug port by default.	1.8V power domain. If it is unused, keep it open.

UART1 provides 1.8V logic level. A level translator should be used if customers' application is equipped with a 3.3V UART interface. A level translator TXS0104EPWR provided by *Texas Instruments* is recommended. The following figure shows the reference design.




Figure 15: Reference Circuit with Level Translator Chip (for UART1)

The following figure is an example of connection between SC20-WL and PC. A voltage level translator and a RS-232 level translator chip are also recommended to be added between the module and PC, as these two UART interfaces do not support the RS-232 level, while support the 1.8V CMOS level only.




Figure 16: RS232 Level Match Circuit (for UART1)

NOTE

UART2 is similar to UART1. Please refer to UART1 reference circuit designs for UART2's.

3.11. SD Card Interface

SC20-WL module supports SD cards with 4-bit data interfaces or SDIO devices. The pin definition of the SD card interface is shown below.

Table 9: Pin Definition of SD Card Interface

Pin Name	Pin No.	I/O	Description	Comment
SD_LDO11	38	PO	Power supply for SD card	Vnorm=2.95V I _o max=600mA
SD_LDO12	32	PO	1.8V/2.95V output power supply	Support 1.8V or 2.95V power supply. The maximum drive current is 50mA.
SD_CLK	39	DO	High speed digital clock signal of SD card	Control characteristic impedance as 50Ω.

SD_CMD	40	I/O	Command signal of SD card
SD_DATA0	41	I/O	
SD_DATA1	42	I/O	High speed bidirectional digital signal lines of SD card
SD_DATA2	43	I/O	
SD_DATA3	44	I/O	
SD_DET	45	DI	SD card insertion detection Active low

A reference circuit for SD card interface is shown as below.




Figure 17: Reference Circuit for SD Card Interface

SD_LDO11 is a peripheral driver power supply for SD card. The maximum drive current is approx. 600mA. Because of the high drive current, it is recommended that the trace width is 0.5mm or more. In order to ensure the stability of drive power, a 2.2uF capacitor should be added in parallel near the SD card connector.

CMD, CLK, DATA0, DATA1, DATA2 and DATA3 are all high-speed signal lines. In PCB design, please control the characteristic impedance of them as 50Ω, and do not cross with other traces. It is recommended to route the trace on the inner layer of PCB, and keep the same trace length for CLK, CMD, DATA0, DATA1, DATA2 and DATA3. CLK additionally needs ground shielding.

Layout guidelines:

- Control impedance as 50Ω±10%, and ground shielding is required.
- The total trace length difference between CLK and other

signal line traces should not exceed 1mm.

Table 10: SDIO Trace Length Inside the Module

Pin No.	Signal	Length (mm)	Comment
39	SD_CLK	14.60	
40	SD_CMD	14.55	
41	SD_DATA0	14.53	
42	SD_DATA1	14.56	
43	SD_DATA2	14.53	
44	SD_DATA3	14.57	

3.12. GPIO Interfaces

SC20-WL has abundant GPIO interfaces with power domain of 1.8V. The pin definition is listed below.

Table 11: Pin Definition of GPIO Interfaces

PIN	Pin Name	GPIO	Default State	Comment
30	TP_INT	GPIO_13	B-PD: nppukp	Wakeup
31	TP_RST	GPIO_12	B-PD: nppukp	Wakeup
33	GPIO_23	GPIO_23	B-PD: nppukp	
34	UART1_TXD	GPIO_20	B-PD: nppukp	Wakeup
35	UART1_RXD	GPIO_21	B-PD: nppukp	UART1_RX Wakeup
36	UART1_CTS	GPIO_111	B-PD: nppukp	Wakeup
37	UART1_RTS	GPIO_112	B-PD: nppukp	Wakeup
45	SD_DET	GPIO_38	B-PD: nppukp	Wakeup
46	USB_BOOT	GPIO_37	B-PD: nppukp	Wakeup

47	TP_I2C_SCL	GPIO_19	B-PD: nppukp	
48	TP_I2C_SDA	GPIO_18	B-PD: nppukp	
49	LCD_RST	GPIO_25	B-PD: nppukp	Wakeup
50	LCD_TE	GPIO_24	B-PD: nppukp	
74	CAM0_CLK	GPIO_26	B-PD: nppukp	
75	CAM1_CLK	GPIO_27	B-PD: nppukp	
79	CAM0_RST	GPIO_35	B-PD: nppukp	Wakeup
80	CAM0_PWD	GPIO_34	B-PD: nppukp	Wakeup
81	CAM1_RST	GPIO_28	B-PD: nppukp	Wakeup
82	CAM1_PWD	GPIO_33	B-PD: nppukp	
83	CAM_I2C_SCL	GPIO_30	B-PD: nppukp	
84	CAM_I2C_SDA	GPIO_29	B-PD: nppukp	
90	GPIO_32	GPIO_32	B-PD: nppukp	
91	SENSOR_I2C_SCL	GPIO_7	B-PD: nppukp	
92	SENSOR_I2C_SDA	GPIO_6	B-PD: nppukp	
93	UART2_RXD	GPIO_5	B-PD: nppukp	Wakeup
94	UART2_TXD	GPIO_4	B-PD: nppukp	
95	KEY_VOL_UP	GPIO_90	B-PD: nppukp	Wakeup
96	KEY_VOL_DOWN	GPIO_91	B-PD: nppukp	Wakeup
97	GPIO_31	GPIO_31	B-PD: nppukp	Wakeup
98	GPIO_92	GPIO_92	B-PD: nppukp	Wakeup
99	GPIO_88 ¹⁾	GPIO_88	B-PD: nppukp	
100	GPIO_89	GPIO_89	B-PD: nppukp	
101	GPIO_69	GPIO_69	B-PD: nppukp	
102	GPIO_68 ¹⁾	GPIO_68	B-PD: nppukp	

103	GPIO_97	GPIO_97	B-PD: nppukp	Wakeup
104	GPIO_110	GPIO_110	B-PD: nppukp	Wakeup
105	GPIO_0	GPIO_0	B-PD: nppukp	
106	GPIO_98	GPIO_98	B-PD: nppukp	Wakeup
107	GPIO_94	GPIO_94	B-PD: nppukp	Wakeup
108	GPIO_36	GPIO_36	B-PD: nppukp	Wakeup
109	GPIO_65	GPIO_65	B-PD: nppukp	Wakeup
110	GPIO_96	GPIO_96	B-PD: nppukp	Wakeup
112	GPIO_58	GPIO_58	B-PD: nppukp	Wakeup
113	GPIO_99	GPIO_99	B-PD: nppukp	
115	GPIO_95	GPIO_95	B-PD: nppukp	Wakeup
116	GPIO_11	GPIO_11	B-PD: nppukp	Wakeup
117	GPIO_10	GPIO_10	B-PD: nppukp	
118	GPIO_9	GPIO_9	B-PD: nppukp	
119	GPIO_8	GPIO_8	B-PD: nppukp	
123	GPIO_16	GPIO_16	B-PD: nppukp	
124	GPIO_17	GPIO_17	B-PD: nppukp	

NOTES

start-up.

followed by a colon (:)

- ¹⁾ GPIO_68 and GPIO_88 cannot be pulled up during
- Wakeup: interrupt pins that can wake up the system
- B: Bidirectional digital with CMOS input
- PD: nppukp = default pulldown with programmable options,

3.13. SPI Interface

SC20-WL provides one SPI interface multiplexed from GPIO interfaces. The interface only supports the master mode.

Table 12: Pin Definition of SPI Interface

Pin Name	Pin No	I/O	Comment	Description
GPIO_8	119	IO	GPIO by default. Can be multiplexed into SPI_MOSI.	Master out slave in of SPI
GPIO_9	118	IO	GPIO by default. Can be multiplexed into SPI_MISO.	Master in slave out of SPI
GPIO_10	117	DO	GPIO by default. Can be multiplexed into SPI_CS_N.	SPI chip select
GPIO_11	116	DO	GPIO by default. Can be multiplexed into SPI_CLK.	SPI clock

3.14. I2C Interfaces

SC20-WL provides 3 groups of I2C interfaces which only support the master mode. As an open drain output, the I2C interfaces need a pull-up resistor on its external circuit, and the recommended logic level is 1.8V.

Table 13: Pin Definition of I2C Interface

Pin Name	Pin No	I/O	Description	Comment
TP_I2C_SCL	47	OD	I2C clock signal of touch panel	Used for touch panel
TP_I2C_SDA	48	OD	I2C data signal of touch panel	
CAM_I2C_SCL	83	OD	I2C clock signal of camera	Used for camera
CAM_I2C_SDA	84	OD	I2C data signal of camera	
SENSOR_I2C_SCL	91	OD	I2C clock signal for external sensor	Used for external sensor
SENSOR_I2C_SDA	92	OD	I2C data signal for external sensor	

3.15. ADC Interfaces

SC20-WL provides three analog-to-signal converter (ADC) interfaces, and the pin definition is shown below.

Table 14: Pin Definition of ADC Interfaces

Pin Name	Pin No	I/O	Description	Comment
ADC	128	AI	General purpose ADC	Max input voltage is 1.7V
VBAT_SNS	133	AI	Input voltage sense	Max input voltage is 4.5V
VBAT_THERM	134	AI	Battery temperature detection	Internal pull-up. Externally connect to GND with a 47K NTC thermistor.

The resolution of the ADC is up to 16 bits and the effective resolution is 12 bits.

NOTE

When the input voltage exceeds the maximum input voltage of VBAT_SNS pin, resistor divider cannot be used in the circuit design. Instead, general purpose ADC with resistor divider input can be used.

3.16. Motor Drive Interface

The pin definition of motor drive interface is listed below.

Table 15: Pin Definition of Motor Drive Interface

Pin Name	Pin No	I/O	Description	Comment
VIB_DRV	28	PO	Motor drive	Connected to the negative terminal of motor

The motor is driven by an exclusive circuit, and a reference circuit design is shown below.




Figure 18: Reference Circuit for Motor Connection

When the motor stops, the redundant electricity can be discharged from the circuit loop formed by diodes, thus avoiding component damages.

3.17. LCM Interface

SC20-WL module provides an LCM interface meeting MIPI DSI specification. The interface supports high speed differential data transmission, with up to four lanes and a transmission rate up to 1.5Gbps per lane. It supports maximally 720P resolution displays.

Table 16: Pin Definition of LCM Interface

Pin Name	Pin No	I/O	Description	Comment
LDO6_1V8	125	PO	1.8V output power supply for LCM logic circuit and DSI	1.8V normal voltage. Vnorm=1.8V Iomax=100mA
LDO17_2V85	129	PO	2.85V output power supply for LCM analog circuits	2.85V normal voltage. Vnorm=2.85V Iomax=300mA
PWM	29	DO	Adjust the backlight brightness. PWM control signal.	
LCD_RST	49	DO	LCD reset signal	Active low
LCD_TE	50	DI	LCD tearing effect signal	

MIPI_DSI_CLKN	52	AO	MIPI DSI clock signal (negative)
MIPI_DSI_CLKP	53	AO	MIPI DSI clock signal (positive)
MIPI_DSI_LN0N	54	AO	MIPI DSI data signal (negative)
MIPI_DSI_LN0P	55	AO	MIPI DSI data signal (positive)
MIPI_DSI_LN1N	56	AO	MIPI DSI data signal (negative)
MIPI_DSI_LN1P	57	AO	MIPI DSI data signal (positive)
MIPI_DSI_LN2N	58	AO	MIPI DSI data signal (negative)
MIPI_DSI_LN2P	59	AO	MIPI DSI data signal (positive)
MIPI_DSI_LN3N	60	AO	MIPI DSI data signal (negative)
MIPI_DSI_LN3P	61	AO	MIPI DSI data signal (positive)

Four-lane MIPI DSI is needed for connection with 720P displays. The following is a reference circuit design, by taking the connection with LCM interface on LHR050H41-00 (IC: ILI9881C) from HUARUI Lighting as an example.




Figure 19: Reference Circuit Design for LCM Interface

MIPI are high speed signal lines. It is recommended that common-mode filters should be added in series near the LCM connector, so as to improve protection against electromagnetic radiation interference. ICMEF112P900MFR from ICT is recommended.

When compatible design with other displays is required, please connect the LCD_ID pin of LCM to the module's ADC pin, and please note that the output voltage of LCD_ID cannot exceed the voltage range of ADC pin.

Backlight driving circuit needs to be designed for LCM, and a reference circuit design is shown in the following figure. Backlight brightness adjustment can be realized by PWM pin of SC20-WL module through adjusting the duty ratio.




Figure 20: Reference Design for Backlight Dirving Circuit

3.18. Touch Panel Interface

SC20-WL provides a set of I2C interface for connection with Touch Panel (TP), and also provides the corresponding power supply and interrupt pins. The definition of TP interface pins is illustrated below.

Table 17: Pin Definition of Touch Panel Interface

Pin Name	Pin No	I/O	Description	Comment
LDO6_1V8	125	PO	1.8V output power supply for TP I/O power	Pull-up power supply of I2C. 1.8V normal voltage.
LDO17_2V85	129	PO	2.85V output power supply for TP VDD power	TP power supply. 2.85V normal voltage.
TP_INT	30	DI	Interrupt signal of TP	
TP_RST	31	DO	Reset signal of TP	Active low
TP_I2C_SCL	47	OD	I2C clock signal of TP	
TP_I2C_SDA	48	OD	I2C data signal of TP	

The following illustrates a TP interface reference circuit, by taking the connection with TP interface on LHR050H41-00 (IC: GT9147) from HUARUI Lighting as an example.




Figure 21: Reference Circuit Design for TP Interface

3.19. Camera Interfaces

Based on standard MIPI CSI video input interface, SC20-WL module supports two cameras, and the maximum pixel of the rear camera can be up to 8MP. The video and photo quality is determined by various factors such as the camera sensor, camera lens quality, etc. It is recommended to select a proper camera model, according to the specification of cameras verified and recommended by Quectel.

The following models of camera sensors have been verified by Quectel:

- For rear camera: Hi843 of SK Hynix, T4KA3 of TOSHIBA
- For front camera: Hi259 of SK Hynix, SP2508 of SuperPix

3.19.1. Rear Camera Interface

The rear camera realizes transmission and control via its FPC and a connector which is connected to the module. SC20-WL rear camera interface integrates a two-lane MIPI CSI for differential data transmission, and it maximally supports 8MP cameras.

The pin definition of rear camera interface is shown below.

Table 18: Pin Definition of Rear Camera Interface

Pin Name	Pin No	I/O	Description	Comment
LDO6_1V8	125	PO	1.8V output power supply for DOVDD of camera	1.8V normal voltage. Vnorm=1.8V Iomax=100mA
LDO17_2V85	129	PO	2.85V output power supply for auto focus circuit and AVDD of camera	2.85V normal voltage. Vnorm=2.85V Iomax=300mA
MIPI_CSI0_CLKN	63	AI	MIPI CSI clock signal (negative)	
MIPI_CSI0_CLKP	64	AI	MIPI CSI clock signal (positive)	
MIPI_CSI0_LN0N	65	AI	MIPI CSI data signal (negative)	
MIPI_CSI0_LN0P	66	AI	MIPI CSI data signal (positive)	
MIPI_CSI0_LN1N	67	AI	MIPI CSI data signal (negative)	
MIPI_CSI0_LN1P	68	AI	MIPI CSI data signal (positive)	
CAM0_MCLK	74	DO	Clock signal of rear camera	
CAM0_RST	79	DO	Reset signal of rear camera	
CAM0_PWD	80	DO	Power down signal of rear camera	
CAM_I2C_SCL	83	OD	I2C clock signal of camera	
CAM_I2C_SDA	84	OD	I2C data signal of camera	

The following is a reference circuit design for rear camera interface, by taking the connection with T4KA3 camera as an example.




Figure 22: Reference Circuit Design for Rear Camera Interface

NOTE

DVDD_1V2 is used to power the rear camera core, and VDD_AF_2V8 is used to power the rear camera AF circuit. Both of them are powered by an external LDO.

3.19.2. Front Camera Interface

The front camera interface integrates a differential data interface meeting one-lane MIPI CSI standard, and is tested to support 2MP cameras.

The pin definition of rear camera interface is shown below.

Table 19: Pin Definition of Front Camera Interface

Pin Name	Pin No	I/O	Description	Comment
LDO6_1V8	125	PO	1.8V output power supply for DOVDD of camera	1.8V normal voltage. Vnorm=1.8V

				I _o max=100mA
LDO17_2V85	129	PO	2.85V output power supply for AVDD of camera	2.85V normal voltage. V _{norm} =2.85V I _o max=300mA
MIPI_CSI1_CLKN	70	AI	MIPI CSI clock signal (negative)	
MIPI_CSI1_CLKP	71	AI	MIPI CSI clock signal (positive)	
MIPI_CSI1_LN0N	72	AI	MIPI CSI data signal (negative)	
MIPI_CSI1_LN0P	73	AI	MIPI CSI data signal (positive)	
CAM1_MCLK	75	DO	Clock signal of front camera	
CAM1_RST	81	DO	Reset signal of front camera	
CAM1_PWD	82	DO	Power down signal of front camera	
CAM_I2C_SCL	83	OD	I2C clock signal of camera	
CAM_I2C_SDA	84	OD	I2C data signal of camera	

The following is a reference circuit design for front camera interface, by taking the connection with SP2508 camera as an example.




Figure 23: Reference Circuit Design for Front Camera Interface

3.19.3. Design Considerations

- Special attention should be paid to the definition of video device interface in schematic design. Different video devices will have varied definitions for their corresponding connectors. Assure the device and the connectors are correctly connected.
- MIPI are high speed signal lines, supporting maximum data rate up to 1.5Gbps. The differential impedance should be controlled as 100Ω. Additionally, it is recommended to route the trace on the inner layer of PCB, and do not cross it with other traces. For the same video device, all the MIPI traces should keep the same length. In order to avoid crosstalk, a distance of 1.5 times of the trace width is recommended to be maintained among MIPI signal lines. During impedance matching, do not connect GND on different planes so as to ensure impedance consistency.
- It is recommended to select a low capacitance TVS for ESD protection and the recommended parasitic capacitance is below 1pF.
- Route MIPI traces according to the following rules:
 - a) The total trace length should not exceed 305mm;
 - b) Control the differential impedance as 100Ω±10%;
 - c) Control intra-lane length difference within 0.67mm;
 - d) Control inter-lane length difference within 1.3mm.

Table 20: MIPI Trace Length inside the Module

PIN	Pin Name	Length (mm)	Length Difference (P-N)
52	MIPI_DSI_CLKN	7.08	-0.63
53	MIPI_DSI_CLKP	6.45	
54	MIPI_DSI_LN0N	6.15	-0.30
55	MIPI_DSI_LN0P	5.85	
56	MIPI_DSI_LN1N	6.64	-0.04
57	MIPI_DSI_LN1P	6.60	
58	MIPI_DSI_LN2N	8.20	0.74
59	MIPI_DSI_LN2P	8.94	
60	MIPI_DSI_LN3N	9.28	0.96
61	MIPI_DSI_LN3P	10.24	
63	MIPI_CSI0_CLKN	10.55	0.54
64	MIPI_CSI0_CLKP	11.09	

65	MIPI_CSI0_LN0N	12.13	0.40
66	MIPI_CSI0_LN0P	12.53	
67	MIPI_CSI0_LN1N	13.73	0.76
68	MIPI_CSI0_LN1P	14.49	
70	MIPI_CSI1_CLKN	17.32	0.13
71	MIPI_CSI1_CLKP	17.45	
72	MIPI_CSI1_LN0N	18.89	0.35
73	MIPI_CSI1_LN0P	19.24	

3.20. Sensor Interfaces

SC20-WL module supports communication with sensors via I2C interface, and it supports ALS/PS, compass, G-sensor, and gyroscopic sensors.

Verified sensor models by Quectel include: BST-BMA223, STK3311-WV, MPU-6881 and MMC35240PJ.

Table 21: Pin Definition of Sensor Interfaces

Pin Name	Pin No	I/O	Description	Comment
SENSOR_I2C_SCL	91	OD	I2C clock signal for external sensor	
SENSOR_I2C_SDA	92	OD	I2C data signal for external sensor	
GPIO_88	99	DI	Gyroscope sensor interrupt signal 2	
GPIO_89	100	DI	Gyroscope sensor interrupt signal 1	
GPIO_94	107	DI	Proximity sensor interrupt signal	Default configuration; include but not limited to these GPIO pins.
GPIO_36	108	DI	Compass sensor interrupt signal	
GPIO_65	109	DI	Gravity sensor interrupt signal 2	
GPIO_96	110	DI	Gravity sensor interrupt signal 1	

3.21. Audio Interfaces

SC20-WL module provides two analog input channels and three analog output channels. The following table shows the pin definition.

Table 22: Pin Definition of Audio Interfaces

Pin Name	Pin No	I/O	Description	Comment
MIC1P	4	AI	Microphone positive input for channel 1	
MIC_GND	5		MIC reference ground	
MIC2P	6	AI	Microphone positive input for channel 2	
EARP	8	AO	Earpiece positive output	
EARN	9	AO	Earpiece negative output	
SPKP	10	AO	Speaker positive output	
SPKN	11	AO	Speaker negative output	
HPH_R	136	AO	Headphone right channel output	
HPH_GND	137		Headphone virtual ground	
HPH_L	138	AO	Headphone left channel output	
HS_DET	139	AI	Headset insertion detection	High level by default

- The module offers two audio input channels which are both single-ended channels.
- The earpiece interface uses differential output.
- The loudspeaker interface uses differential output as well. The output channel is available with a Class-D amplifier whose output power is 879mW when VBAT is 4.2V and load is 8Ω.
- The headphone interface features stereo left and right channel output, and headphone insert detection function is supported.

3.21.1. Reference Circuit Design for Microphone




Figure 24: Reference Circuit Design for Microphone Interface

3.21.2. Reference Circuit Design for Receiver Interface




Figure 25: Reference Circuit Design for Receiver Interface

3.21.3. Reference Circuit Design for Headphone Interface




Figure 26: Reference Circuit Design for Headphone Interface

3.21.4. Reference Circuit Design for Loudspeaker Interface




Figure 27: Reference Circuit Design for Loudspeaker Interface

3.21.5. Audio Interface Design Considerations

It is recommended to use the electret microphone. In order to decrease radio or other signal interference, the position of RF antenna should be kept away from audio interface and audio trace. Power trace cannot be parallel with audio trace and also should be far away from the audio trace.

The differential audio traces must be routed according to the differential signal layout rule.

3.22. Emergency Download Interface

USB_BOOT is an emergency download interface. Pull up to LDO5_1V8 during power-up will force the module enter into emergency download mode. This is an emergency option when there are failures such as abnormal startup or running. For convenient firmware upgrade and debugging in the future, please reverse this pin. The reference circuit design is shown as below.




Figure 28: Reference Circuit Design for Emergency Download Interface

4 Wi-Fi and BT

SC20-WL module provides a shared antenna interface ANT_WIFI/BT for Wi-Fi and Bluetooth (BT) functions. The interface impedance is 50Ω. External antennas such as PCB antenna and ceramic antenna can be connected to the module via the interface, so as to achieve Wi-Fi and BT functions.

4.1. Wi-Fi Overview

SC20-WL series module supports 2.4GHz/5GHz double-bands WLAN wireless communication based on IEEE 802.11a/b/g/n standard protocols. The maximum data rate is up to 150 Mbps.

The features are as below:

- Support Wake-on-WLAN (WoWLAN)
- Support ad hoc mode
- Support WAPI SMS4 hardware encryption
- Support AP mode
- Support Wi-Fi Direct
- Support MCS 0-7 for HT20 and HT40

4.1.1. Wi-Fi Performance

The following table lists the Wi-Fi transmitting and receiving performance of SC20-WL module.

Table 23: Wi-Fi Transmitting Performance

	Standard	Data Rate	Output Power
2.4GHz	802.11b	1Mbps	16dBm±2.5dBm
	802.11b	11Mbps	16dBm±2.5dBm
	802.11g	6Mbps	16dBm±2.5dBm
	802.11g	54Mbps	14dBm±2.5dBm
	802.11n HT20	MCS0	15dBm±2.5dBm

5GHz	802.11n HT20	MCS7	13dBm±2.5dBm
	802.11n HT40	MCS0	14dBm±2.5dBm
	802.11n HT40	MCS7	13dBm±2.5dBm
	802.11a	6Mbps	15dBm±2.5dBm
	802.11a	54Mbps	13dBm±2.5dBm
	802.11n HT20	MCS0	14dBm±2.5dBm
	802.11n HT20	MCS7	12dBm±2.5dBm
	802.11n HT40	MCS0	14dBm±2.5dBm
	802.11n HT40	MCS7	12dBm±2.5dBm

Table 24: Wi-Fi Receiving Performance

	Standard	Data Rate	Sensitivity
2.4GHz	802.11b	1Mbps	-96dBm
	802.11b	11Mbps	-87dBm
	802.11g	6Mbps	-91dBm
	802.11g	54Mbps	-74dBm
	802.11n HT20	MCS0	-90dBm
	802.11n HT20	MCS7	-72dBm
	802.11n HT40	MCS0	-87dBm
	802.11n HT40	MCS7	-68dBm
5GHz	802.11a	6Mbps	-90dBm
	802.11a	54Mbps	-71dBm
	802.11n HT20	MCS0	-88dBm
	802.11n HT20	MCS7	-69dBm
	802.11n HT40	MCS0	-86dBm

802.11n HT40

MCS7

-66dBm

Referenced specifications are listed below:

- IEEE 802.11n WLAN MAC and PHY, October 2009 + IEEE 802.11-2007 WLAN MAC and PHY, June 2007
- IEEE Std 802.11b, IEEE Std 802.11d, IEEE Std 802.11e, IEEE Std 802.11g, IEEE Std 802.11i: IEEE 802.11-2007 WLAN MAC and PHY, June 2007

4.2. BT Overview

SC20-WL module supports BT4.2 (BR/EDR+BLE) specification, as well as GFSK, 8-DPSK, $\pi/4$ -DQPSK modulation modes.

- Maximally support up to 7 wireless connections.
- Maximally support up to 3.5 piconets at the same time.
- Support one SCO (Synchronous Connection Oriented) or eSCO connection.

The BR/EDR channel bandwidth is 1MHz, and can accommodate 79 channels. The BLE channel bandwidth is 2MHz, and can accommodate 40 channels.

Table 25: BT Data Rate and Version

Version	Data rate	Maximum Application Throughput	Comment
1.2	1 Mbit/s	> 80 Kbit/s	
2.0 + EDR	3 Mbit/s	> 80 Kbit/s	
3.0 + HS	24 Mbit/s	Reference 3.0 + HS	
4.0	24 Mbit/s	Reference 4.0 LE	

Referenced specifications are listed below:

- Bluetooth Radio Frequency TSS and TP Specification 1.2/2.0/2.0 + EDR/2.1/2.1+ EDR/3.0/3.0 + HS, August 6, 2009
- Bluetooth Low Energy RF PHY Test Specification, RF-PHY.TS/4.0.0, December 15, 2009

4.2.1. BT Performance

The following table lists the BT transmitting and receiving performance of SC20-WL module.

Table 26: BT Transmitting and Receiving Performance

Transmitter Performance			
Packet Types	DH5	2-DH5	3-DH5
Transmitting Power	10dBm±2.5dBm	8dBm±2.5dBm	8dBm±2.5dBm
Receiver Performance			
Packet Types	DH5	2-DH5	3-DH5
Receiving Sensitivity	-93dBm	-92dBm	-86dBm

5 Antenna Interface

SC20-WL antenna interface includes a Wi-Fi/BT antenna. The antenna interface has an impedance of 50Ω.

5.1. Wi-Fi/BT Antenna Interface

The following tables show the Wi-Fi/BT antenna pin's definition and frequency specification.

Table 27: Pin Definition of Wi-Fi/BT Antenna

Pin Name	Pin No.	I/O	Description	Comment
ANT_WIFI/BT	77	IO	Wi-Fi/BT antenna	50Ω impedance

Table 28: Wi-Fi/BT Frequency

Type	Frequency	Unit
802.11a/b/g/n/ac	2402~2482 5180~5825	MHz
BT4.2 LE	2402~2480	MHz

A reference circuit design for Wi-Fi/BT antenna is shown as below. R1, C1 and C2 are mounted according to the actual debugging. C1 and C2 are not mounted and a 0Ω resistor is mounted on R1 by default.




Figure 29: Reference Circuit Design for Wi-Fi/BT Antenna

NOTE

Place the π -type matching components (R1, C1, C2) as close to the antenna as possible.

5.1.1. Reference Design of RF Layout

For user's PCB, the characteristic impedance of all RF traces should be controlled to 50Ω . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the clearance between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.




Figure 30: Microstrip Design on a 2-layer PCB




Figure 31: Coplanar Waveguide Design on a 2-layer PCB




Figure 32: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)




Figure 33: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50Ω.
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right-angle traces should be changed to curved ones.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times as wide as RF signal traces ($2*W$).

For more details about RF layout, please refer to **document [3]**.

5.2. Antenna Installation

5.2.1. Antenna Requirements

The following table shows the requirements on Wi-Fi/BT antenna.

Table 29: Antenna Requirements

Type	Requirements
Wi-Fi/BT	VSWR: ≤ 2
	Gain (dBi): 1
	Max Input Power (W): 50
	Input Impedance (Ω): 50
	Polarization Type: Vertical
	Cable Insertion Loss: $< 1\text{dB}$

5.2.2. Recommended RF Connector for Antenna Installation

If RF connector is used for antenna connection, it is recommended to use the U.FL-R-SMT connector provided by HIROSE.




Figure 34: Dimensions of the U.FL-R-SMT Connector (Unit: mm)

U.FL-LP serial connector listed in the following figure can be used to match the U.FL-R-SMT.






Part No.	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
					
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxial cable	Dia. 1.13mm and Dia. 1.32mm Coaxial cable	Dia. 0.81mm Coaxial cable	Dia. 1mm Coaxial cable	Dia. 1.37mm Coaxial cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS	YES				

Figure 35: Mechanical Parameters of U.FL-LP Connectors

The following figure describes the space factor of mated connectors.




Figure 36: Space Factor of Mated Connectors (Unit: mm)

For more details, please visit <http://www.hirose.com>.

6 Electrical, Reliability and Radio Characteristics

6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

Table 30: Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
VBAT	-0.5	6	V
USB_VBUS	-0.5	16	V
Voltage on Digital Pins	-0.3	2.3	V

6.2. Power Supply Ratings

Table 31: SC20-WL Module Power Supply Ratings

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
VBAT	VBAT	The actual input voltages must stay between the minimum and maximum values.	3.5	3.8	4.2	V
USB_VBUS	USB detection		4.35	5.0	6.3	V
VRTC	Power supply voltage of backup battery		2.0	3.0	3.25	V

6.3. Charging Performance Specifications

Table 32: Charging Performance Specifications

Parameter	Min.	Typ.	Max.	Unit
Trickle charging-A current	81	90	99	mA
Trickle charging-A threshold voltage range (15.62mV stepping up)	2.5	2.796	2.984	V
Trickle charging-B threshold voltage range (18.75mV stepping up)	3.0	3.2	3.581	V
Charge voltage range (25mV stepping up)	4	4.2	4.775	V
Charge voltage accuracy			+/-2	%
Charge current range (90mA stepping up)	90		1440	mA
Charge current accuracy			+/-10	%
Charge termination current: when charge current is from 90 to 450mA		7		%
Charge termination current: when charge current is from 450 to 1440mA		7.4		%

6.4. Operation and Storage Temperatures

The operation temperature is listed in the following table.

Table 33: Operation Temperature

Parameter	Min.	Typ.	Max.	Unit
Operation temperature range	-35	+25	+65	°C
Extended temperature range	-40		+75	°C
Storage temperature range	-40		90	°C

6.5. Current Consumption

Table 34: SC20-WL Current Consumption

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
I _{VBAT}	OFF state	Power down		20		uA
	Sleep state	RF sleep		1.4		mA
	Idle state	RF idle		42.7		mA
	Wi-Fi 11b TX	@1Mbps		298		mA
		@11Mbps		281		mA
	Wi-Fi 11g TX	@6Mbps		286		mA
		@54Mbps		188		mA
	Wi-Fi 11n TX	@6.5Mbps 20Mhz		275		mA
		@65Mbps 20Mhz		201		mA
		@13.5Mbps 40Mhz		269		mA
		@135Mbps 40Mhz		186		mA
	Wi-Fi 11b RX			120		mA
	Wi-Fi 11g RX			119		mA
	Wi-Fi 11n RX			117		mA
	BT Tx Channel 0			100		mA
	BT Tx Channel 38			100		mA
	BT Tx Channel 78			100		mA
	BT Rx Channel 38			80		mA

6.6. Electrostatic Discharge

The module is not protected against electrostatic discharge (ESD) in general. Consequently, it should be subject to ESD handling precautions that are typically applied to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the electrostatic discharge characteristics of SC20-WL module.

Table 35: ESD Characteristics (Temperature: 25°C, Humidity: 45%)

Tested Points	Contact Discharge	Air Discharge	Unit
VBAT, GND	+/-5	+/-10	KV
All Antenna Interfaces	+/-5	+/-10	KV
USB Interfaces	+/-2	+/-4	KV
Other Interfaces	+/-0.5	+/-1	KV

7 Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the tolerances for dimensions without tolerance values are $\pm 0.05\text{mm}$.

7.1. Mechanical Dimensions of the Module




Figure 37: Module Top and Side Dimensions




Figure 38: Module Bottom Dimensions (Top View)

7.2. Recommended Footprint




Figure 39: Recommended Footprint (Top View)

NOTES

1. For easy maintenance of the module, keep about 3mm between the module and other components on host PCB.
2. All RESERVED pins should be kept open and MUST NOT be connected to ground.

7.3. Top and Bottom Views of the Module



Figure 40: Top View of the Module




Figure 41: Bottom View of the Module

NOTE

These are renderings of SC20-W module. For authentic dimension and appearance, please refer to the module that you received from Quectel.

8 Storage, Manufacturing and Packaging

8.1. Storage

SC20-WL is stored in a vacuum-sealed bag. It is rated at MSL 3, and its storage restrictions are shown as below.

1. Shelf life in the vacuum-sealed bag: 12 months at <40°C/90%RH.
2. After the vacuum-sealed bag is opened, devices that will be subjected to reflow soldering or other high temperature processes must be:
 - Mounted within 168 hours at the factory environment of ≤30°C/60%RH.
 - Stored at <10%RH.
3. Devices require baking before mounting, if any circumstance below occurs.
 - When the ambient temperature is 23°C±5°C and the humidity indication card shows the humidity is >10% before opening the vacuum-sealed bag.
 - Device mounting cannot be finished within 168 hours at factory conditions of ≤30°C/60%.
4. If baking is required, devices may be baked for 8 hours at 120°C±5°C.

NOTE

Plastic packages shall be removed from the modules prior to high temperature baking (120°C). If shorter baking time is desired, please refer to *IPC/JEDECJ-STD-033* for baking procedure.

8.2. Manufacturing and Soldering

Push the squeegee blade to apply the solder paste on the surface of stencil, making the paste fill the stencil apertures and then letting it penetrate to the PCB. Downward squeegee pressure should be adjusted properly to ensure that the stencil is wiped clean without damaging the stencil. To ensure the module soldering quality, the recommended stencil thickness is 0.18mm~0.20 mm. As for LGA pads, less soldering paste volume is recommended to avoid short circuits. For more details, please refer to **document [2]**.

It is suggested that the peak reflow temperature ranges from 240 to 245°C (for SnAg3.0Cu0.5 alloy). The absolute maximum reflow temperature is 245°C. To avoid damage to the module caused by repeated heating, remounting the module after finishing the reflow soldering of the first side of PCB is highly recommended. The recommended reflow soldering thermal profile is illustrated as follows.




Figure 42: Recommended Reflow Soldering Thermal Profile

Table 36: Recommended Thermal Profile Parameters

Factor	Recommendation
Soak Zone	
Max slope	1 to 3°C/sec
Soak time (between A and B: 150°C and 200°C)	60 to 120 sec
Reflow Zone	

Max slope	2 to 3°C/sec
Reflow time (D: over 220°C)	40 to 60 sec
Max temperature	240°C ~ 245°C
Cooling down slope	1 to 4°C/sec
Reflow Cycle	
Max reflow cycle	1

8.3. Packaging

SC20-WL is packaged in tape and reel carriers. Each reel is 12.32m long and contains 200 modules. The following figures show the package details, measured in mm.




Figure 43: Tape Dimensions




Figure 44: Reel Dimensions

Table 37: Reel Packaging

Model Name	MOQ for MP	Minimum Package: 200pcs	Minimum Package×4=800pcs
SC20-WL	200	Size: 370mm × 350mm × 85mm N.W: 1.92kg G.W: 3.17kg	Size: 380mm × 365mm × 365mm N.W: 7.68kg G.W: 13.63kg

9 Appendix A References

Table 38: Related Documents

SN	Document Name	Remark
[1]	Quectel_Smart_EVB_User_Guide	Smart EVB User Guide
[2]	Quectel_Module_Secondary_SMT_User_Guide	Module Secondary SMT User Guide
[3]	Quectel_RF_Layout_Application_Note	RF Layout Application Note


Table 39: Terms and Abbreviations

Abbreviation	Description
ADC	Analog-to-Digital Converter
AMR	Adaptive Multi-rate
bps	Bits Per Second
BT	Bluetooth
CS	Coding Scheme
CTS	Clear to Send
EMMC	Embedded Multi Media Card
ESD	Electrostatic Discharge
FR	Full Rate
FPC	Flexible Printed Circuit
GND	Ground
HIC	Humidity Indicator Card

I/O	Input/Output
LCD	Liquid Crystal Display
LCM	Liquid Crystal Module
LPDDR	Low Power Double Data Rate
MIPI	Mobile Industry Processor Interface
MSL	Moisture Sensitivity Level
NTC	Negative Temperature Coefficient
OTG	On-The-Go
PC	Personal Computer
PCB	Printed Circuit Board
PDA	Personal Data Assistant
POS	Point Of Sales
RF	Radio Frequency
RH	Relative Humidity
RHCP	Right Hand Circularly Polarized
RTC	Real Time Clock
Rx	Receive
SAW	Surface Acoustic Wave
SDIO	Secure Digital Input and Output
SMD	Surface Mount Device
TP	Touch Panel
TV	Television
TVS	Transient Voltage Suppressors
TX	Transmitting Direction
USB	Universal Serial Bus

UART	Universal Asynchronous Receiver & Transmitter
V _{max}	Maximum Voltage Value
V _{norm}	Normal Voltage Value
V _{min}	Minimum Voltage Value
V _{IHmax}	Maximum Input High Level Voltage Value
V _{IHmin}	Minimum Input High Level Voltage Value
V _{ILmax}	Maximum Input Low Level Voltage Value
V _{ILmin}	Minimum Input Low Level Voltage Value
V _I max	Absolute Maximum Input Voltage Value
V _I min	Absolute Minimum Input Voltage Value
V _{OHmax}	Maximum Output High Level Voltage Value
V _{OHmin}	Minimum Output High Level Voltage Value
V _{OLmax}	Maximum Output Low Level Voltage Value
V _{OLmin}	Minimum Output Low Level Voltage Value
VRTC	Voltage of Real Time Clock
VSWR	Voltage Standing Wave Ratio
WLAN	Wireless Local Area Network
Wi-Fi	Wireless Fidelity
WVGA	Wide Video Graphics Array

- 1、The characteristic impedance depends on the dielectric of PCB, the trace width and the grand plane spacing, Coated Coplanar Line is required. The detail simulation as below.



2、the RF trace of the test board which was used in the FCC test is defined as below.

