

Circuit Description

The equipment under test (EUT) is the transmitter of a GSM/GPRS/WCDMA mobile phone.

The transmitter operates in a duplex system according to the GSM standards.

The majority of the phone circuitry consists: the RF7241 .RF7248 Power Amplifier and the MT6572 Baseband Processor. There is also a combination Flash Memory/PSRAM IC.

The system is powered by a rechargeable lithium-ion battery with a nominal voltage of 3.7 volts. The receiver consists of two distinct parts, the RF receiver front-end and the IF section. The RF receiver front-end amplifies the GSM850 (869-894MHz), DCS1800(1805-1880MHz) PCS1900(1930-1990MHz), WCDMA BAND2(1930-1990MHz), WCDMA BAND5(869-894MHz) aerial signal, converts the chosen channel down to a low

IF of 0 kHz, and provides in addition more than 35 dB image suppression. Two LNAs are available on-chip and can be configured to allow 4-band functionality. The switched LNA will be used for roaming in different countries. Some selectivity is provided at this stage by an on-chip low-pass filter, and channel selectivity is provided by means of a high performance integrated band-pass filter. The IF section further amplifies the wanted channel performs gain control to tune the output level to the desired value and rejects DC. This DC rejection is realized with an active high pass circuit and operates either continuously or keeps the acquired offset correction during the burst depending on the programming.

The transmitter is fully differential using a direct up conversion architecture. It consists of a single side band power up mixer. Gain is controlled by 4 dB via 3-wire serial bus programming. The fully integrated VCO and the power mixer are designed to achieve LO suppression, quadrature phase error, quadrature amplitude balance and low noise floor specifications. Output balun components are integrated to drive a standard 50 ohms single ended load.

The local oscillator (LO) signals required are provided by an on chip VCO for operation of the receive and transmit sections. The VCO is fully integrated and self calibrating to reduce manufacturing tolerances. It consists of 64 different frequency ranges that are selected internally depending on frequency programming. The frequencies of the RF VCO are set by an internal fractional N synthesiser PLL circuit, which are programmable via a 3-wire serial bus. Comparison frequency is 26 MHz (24 Hz step programmability) derived from the 26 MHz reference signal which is generated from the semi integrated reference oscillator. The quadrature phase RF LO signals required for IQ mixers are generated internally.

26 MHz is the reference frequency. It is turned on when the supply voltage VTCXO is applied. After buffering a reference clock of 26 MHz is supplied to the other parts of the system through the pin XBUF.

The circuit can be powered-up into four different modes: RX, TX, SYN or REF mode, depending on supply voltages applied, the logical level at pin CTRL and the 3-wire bus serial programming. In RX (TX) mode, all sections required for receive (transmit) are turned on. The SYN mode is used to power-up the synthesiser and the RF-VCO prior to the RX or TX mode. In the SYN mode, some internal LO buffers are also powered-up such that VCO pulling is minimized when switching on the receiver or the

transmitter. The reference oscillator (REF mode) is turned on by applying the supply voltage. Additionally band selection is done using the 3-wire bus serial programming allowing the proper enabling of the LNAs.

WLAN Feature

- v Single-band(2.4GHz) single stream 802.11b/g/n RF
- v Support WIFI and Bluetooth TDD operation and single-antenna topology with integrated TR-switch
- v Integrated PA with max 22dBm CCK output power
- v Typical RX sensitivity with companion chip modem:-77.5dBm at 11g 54Mbps mode
- v Support external LNA with an auxiliary RX input
- v Integrated power detector to support per packet TX power control
- v Built-in calibrations for PVT variation
- v One fully integrated frequency synthesizer for both WIFI/BT supporting multiple crystal clock frequencies

Bluetooth Features

- v Bluetooth specification v2.1+EDR
- v Bluetooth specification 3.0+HS compliance
- v Bluetooth v4.0 Low Energy (LE)
- v Integrated PA with 10dBm(class1) transmit power
- v Typical Rx sensitivity with companion chip modem:GFSK-95 dBm,DQPSK-94dBm,8-DPSK-88dBm
- v Low-power scan function to reduce the power consumption in scan modes

FM Features

- v Support worldwide frequency band
- ☆ 88 -108 MHz

Three outputs are provided to drive RF switches of the phone, e.g. for switching between bands.

The baseband processor handles all physical layer radio control signals and network interfaces. The 32 kHz clock oscillator operates the baseband IC from a backup battery when the main battery is removed. The baseband processor is a dual-core device that splits the processing between a DSP core and an ARM TM processor.

The DSP handles the physical and layer 1 processing, while the ARM executes the layer 2 and layer 3 protocol and the man-machine interface (MMI). The dual cores communicate through a dedicated block of dual port memory. It also communicates with the Subscriber Identity Module (SIM) through an interface to the mixed signal device. The baseband processor also communicates to the calibration system or external devices through a digital serial link that is available on the system connector. The other main signals on the system connector include the digital audio interface (DAI) and allows for an external battery charging voltage.

The MMI completes the phone design and includes the displays, keypads, vibration motor, speaker, microphone, and headset.